[go: up one dir, main page]

AU2159095A - Method and apparatus for distributing clock signals with minimal skew - Google Patents

Method and apparatus for distributing clock signals with minimal skew

Info

Publication number
AU2159095A
AU2159095A AU21590/95A AU2159095A AU2159095A AU 2159095 A AU2159095 A AU 2159095A AU 21590/95 A AU21590/95 A AU 21590/95A AU 2159095 A AU2159095 A AU 2159095A AU 2159095 A AU2159095 A AU 2159095A
Authority
AU
Australia
Prior art keywords
clock signals
distributing clock
minimal skew
skew
minimal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU21590/95A
Inventor
John B Dillon
Thomas H Lee
Jared L Zerbe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Publication of AU2159095A publication Critical patent/AU2159095A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4072—Drivers or receivers
    • G06F13/4077—Precharging or discharging

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dc Digital Transmission (AREA)
AU21590/95A 1994-05-23 1995-03-14 Method and apparatus for distributing clock signals with minimal skew Abandoned AU2159095A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US24766694A 1994-05-23 1994-05-23
US247666 1994-05-23
PCT/US1995/003165 WO1995032549A1 (en) 1994-05-23 1995-03-14 Method and apparatus for distributing clock signals with minimal skew

Publications (1)

Publication Number Publication Date
AU2159095A true AU2159095A (en) 1995-12-18

Family

ID=22935833

Family Applications (1)

Application Number Title Priority Date Filing Date
AU21590/95A Abandoned AU2159095A (en) 1994-05-23 1995-03-14 Method and apparatus for distributing clock signals with minimal skew

Country Status (2)

Country Link
AU (1) AU2159095A (en)
WO (1) WO1995032549A1 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923611A (en) * 1996-12-20 1999-07-13 Micron Technology, Inc. Memory having a plurality of external clock signal inputs
US5852378A (en) * 1997-02-11 1998-12-22 Micron Technology, Inc. Low-skew differential signal converter
US6104209A (en) 1998-08-27 2000-08-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US6212482B1 (en) 1998-03-06 2001-04-03 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
US6433605B1 (en) * 2000-02-03 2002-08-13 Hewlett-Packard Company Low wiring skew clock network with current mode buffer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4947113A (en) * 1989-03-31 1990-08-07 Hewlett-Packard Company Driver circuit for providing pulses having clean edges

Also Published As

Publication number Publication date
WO1995032549A1 (en) 1995-11-30

Similar Documents

Publication Publication Date Title
AU9113598A (en) Method and apparatus for deskewing clock signals
EP0740478A3 (en) Method and apparatus for receiving and/or reproducing digital signals
AU7684094A (en) Method and apparatus for data replication
AU7580194A (en) Data receiving apparatus and method
AU5319296A (en) Path-defined curve apparatus and method
AU8150894A (en) Method and apparatus for controlling access to digital signals
AU6485394A (en) Elongated structural member and method and apparatus for making same
AU5852896A (en) Method and apparatus for managing text objects
AU7091996A (en) Apparatus and method for microdermoabrasion
AU5797998A (en) Apparatus and method for electroforming
AU7598896A (en) Port-link configuration tracking method and apparatus
AU675671B2 (en) System and method for knowledge based design
AU2285092A (en) Ending apparatus and method
AU6217496A (en) Method and apparatus for coupling signals
AU2613999A (en) A device and method for reducing the amplitude of signals
AU5949296A (en) Reminder apparatus and method
AU7337996A (en) Apparatus and method for demodulating multi-level signal
AU5621898A (en) Apparatus and method for clock alignment and switching
AU8161794A (en) Clock signal regeneration method and apparatus
AU5544996A (en) Apparatus and method for line placement
AU5937194A (en) Gas-lance apparatus and method
AU6654196A (en) Method and device for the production of printed matter
AU645437B2 (en) Orientation apparatus and method for disk shaped parts
AU4015193A (en) Method and apparatus for changing processor clock rate
AU6614994A (en) On chip clock skew control method and apparatus