[go: up one dir, main page]

ATE532212T1 - Bordotierte titannitridschicht für halbleiter mit grossem aspektverhältnis - Google Patents

Bordotierte titannitridschicht für halbleiter mit grossem aspektverhältnis

Info

Publication number
ATE532212T1
ATE532212T1 AT02765900T AT02765900T ATE532212T1 AT E532212 T1 ATE532212 T1 AT E532212T1 AT 02765900 T AT02765900 T AT 02765900T AT 02765900 T AT02765900 T AT 02765900T AT E532212 T1 ATE532212 T1 AT E532212T1
Authority
AT
Austria
Prior art keywords
titanium nitride
semiconductors
board
aspect ratio
nitride layer
Prior art date
Application number
AT02765900T
Other languages
English (en)
Inventor
Ammar Derraa
Sujit Sharan
Paul Castrovillo
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of ATE532212T1 publication Critical patent/ATE532212T1/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Memories (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
AT02765900T 2001-07-31 2002-07-30 Bordotierte titannitridschicht für halbleiter mit grossem aspektverhältnis ATE532212T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/918,919 US6696368B2 (en) 2001-07-31 2001-07-31 Titanium boronitride layer for high aspect ratio semiconductor devices
PCT/US2002/024088 WO2003012860A2 (en) 2001-07-31 2002-07-30 Boron-doped titanium nitride layer for high aspect ratio semiconductor devices

Publications (1)

Publication Number Publication Date
ATE532212T1 true ATE532212T1 (de) 2011-11-15

Family

ID=25441171

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02765900T ATE532212T1 (de) 2001-07-31 2002-07-30 Bordotierte titannitridschicht für halbleiter mit grossem aspektverhältnis

Country Status (7)

Country Link
US (2) US6696368B2 (de)
EP (1) EP1412976B1 (de)
JP (1) JP4168397B2 (de)
KR (1) KR100715389B1 (de)
CN (1) CN100352035C (de)
AT (1) ATE532212T1 (de)
WO (1) WO2003012860A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030036242A1 (en) * 2001-08-16 2003-02-20 Haining Yang Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
US7067416B2 (en) * 2001-08-29 2006-06-27 Micron Technology, Inc. Method of forming a conductive contact
US6746952B2 (en) * 2001-08-29 2004-06-08 Micron Technology, Inc. Diffusion barrier layer for semiconductor wafer fabrication
US7164165B2 (en) * 2002-05-16 2007-01-16 Micron Technology, Inc. MIS capacitor
US7150789B2 (en) * 2002-07-29 2006-12-19 Micron Technology, Inc. Atomic layer deposition methods
US6753271B2 (en) * 2002-08-15 2004-06-22 Micron Technology, Inc. Atomic layer deposition methods
US6890596B2 (en) * 2002-08-15 2005-05-10 Micron Technology, Inc. Deposition methods
US6673701B1 (en) * 2002-08-27 2004-01-06 Micron Technology, Inc. Atomic layer deposition methods
KR100487563B1 (ko) * 2003-04-30 2005-05-03 삼성전자주식회사 반도체 소자 및 그 형성 방법
US7233073B2 (en) * 2003-07-31 2007-06-19 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US7358172B2 (en) * 2006-02-21 2008-04-15 International Business Machines Corporation Poly filled substrate contact on SOI structure
CN103022163A (zh) * 2011-09-22 2013-04-03 比亚迪股份有限公司 一种晶硅太阳能电池及其制备方法
EP3032575B1 (de) * 2014-12-08 2020-10-21 IMEC vzw Verfahren zur Herstellung eines elektrischen Kontaktes
US10854505B2 (en) * 2016-03-24 2020-12-01 Taiwan Semiconductor Manufacturing Company, Ltd. Removing polymer through treatment
US10355139B2 (en) 2016-06-28 2019-07-16 Sandisk Technologies Llc Three-dimensional memory device with amorphous barrier layer and method of making thereof
US10361213B2 (en) * 2016-06-28 2019-07-23 Sandisk Technologies Llc Three dimensional memory device containing multilayer wordline barrier films and method of making thereof
US20180331118A1 (en) 2017-05-12 2018-11-15 Sandisk Technologies Llc Multi-layer barrier for cmos under array type memory device and method of making thereof

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05267220A (ja) 1992-03-19 1993-10-15 Sony Corp 半導体装置の密着層及びメタルプラグ形成方法
US5747116A (en) 1994-11-08 1998-05-05 Micron Technology, Inc. Method of forming an electrical contact to a silicon substrate
US5946594A (en) 1996-01-02 1999-08-31 Micron Technology, Inc. Chemical vapor deposition of titanium from titanium tetrachloride and hydrocarbon reactants
FR2744461B1 (fr) * 1996-02-01 1998-05-22 Tecmachine Nitrure de titane dope par du bore, revetement de substrat a base de ce nouveau compose, possedant une durete elevee et permettant une tres bonne resistance a l'usure, et pieces comportant un tel revetement
US5908947A (en) 1996-02-09 1999-06-01 Micron Technology, Inc. Difunctional amino precursors for the deposition of films comprising metals
US5990021A (en) 1997-12-19 1999-11-23 Micron Technology, Inc. Integrated circuit having self-aligned CVD-tungsten/titanium contact plugs strapped with metal interconnect and method of manufacture
US5700716A (en) 1996-02-23 1997-12-23 Micron Technology, Inc. Method for forming low contact resistance contacts, vias, and plugs with diffusion barriers
JPH09306870A (ja) 1996-05-15 1997-11-28 Nec Corp バリア膜の形成方法
US5977636A (en) 1997-01-17 1999-11-02 Micron Technology, Inc. Method of forming an electrically conductive contact plug, method of forming a reactive or diffusion barrier layer over a substrate, integrated circuitry, and method of forming a layer of titanium boride
US5976976A (en) 1997-08-21 1999-11-02 Micron Technology, Inc. Method of forming titanium silicide and titanium by chemical vapor deposition
US5856237A (en) * 1997-10-20 1999-01-05 Industrial Technology Research Institute Insitu formation of TiSi2/TiN bi-layer structures using self-aligned nitridation treatment on underlying CVD-TiSi2 layer
US6037252A (en) 1997-11-05 2000-03-14 Tokyo Electron Limited Method of titanium nitride contact plug formation
US6156638A (en) 1998-04-10 2000-12-05 Micron Technology, Inc. Integrated circuitry and method of restricting diffusion from one material to another
KR100331261B1 (ko) * 1998-12-30 2002-08-22 주식회사 하이닉스반도체 반도체장치의 제조 방법
US6086442A (en) 1999-03-01 2000-07-11 Micron Technology, Inc. Method of forming field emission devices
US6329670B1 (en) 1999-04-06 2001-12-11 Micron Technology, Inc. Conductive material for integrated circuit fabrication
US6200649B1 (en) * 1999-07-21 2001-03-13 Southwest Research Institute Method of making titanium boronitride coatings using ion beam assisted deposition
US6635939B2 (en) * 1999-08-24 2003-10-21 Micron Technology, Inc. Boron incorporated diffusion barrier material
DE10019164A1 (de) 2000-04-12 2001-10-18 Mannesmann Ag SIM-Lock auf bestimmte IMSI-Bereiche einer SIM-Karte für Prepaid- und Postpaid-Karten
US7067416B2 (en) * 2001-08-29 2006-06-27 Micron Technology, Inc. Method of forming a conductive contact
US6746952B2 (en) * 2001-08-29 2004-06-08 Micron Technology, Inc. Diffusion barrier layer for semiconductor wafer fabrication

Also Published As

Publication number Publication date
WO2003012860A2 (en) 2003-02-13
JP2005527098A (ja) 2005-09-08
US20030075802A1 (en) 2003-04-24
US6696368B2 (en) 2004-02-24
US6822299B2 (en) 2004-11-23
CN1539164A (zh) 2004-10-20
JP4168397B2 (ja) 2008-10-22
KR100715389B1 (ko) 2007-05-08
CN100352035C (zh) 2007-11-28
US20030025206A1 (en) 2003-02-06
EP1412976B1 (de) 2011-11-02
KR20040019102A (ko) 2004-03-04
WO2003012860A3 (en) 2003-11-27
EP1412976A2 (de) 2004-04-28

Similar Documents

Publication Publication Date Title
ATE532212T1 (de) Bordotierte titannitridschicht für halbleiter mit grossem aspektverhältnis
MY195186A (en) Nitride Structures Having Low Capacitance Gate Contacts Integrated with Copper Damascene Structures
TWI268595B (en) Damascene structure and process at semiconductor substrate level
AU2002323125A1 (en) Providing current control over wafer borne semiconductor devices using trenches
WO2002078082A3 (en) Electronic structure
IT1251290B (it) Struttura di interconnessione di un dispositivo a circuito integrato a semiconduttore e procedimento per la fabbricazione di essa
TW200701398A (en) Interconnect structure for integrated circuits
WO2005013363A3 (de) Schaltungsanordnung auf einem substrat und verfahren zum herstellen der schaltungsanordnung auf dem substrat
TW200725864A (en) Semiconductor structure, electrical fuse and method of making same
TW200715470A (en) Semiconductor structure and integrated circuit
TW200501457A (en) Light-emitting devices having coplanar electrical contacts adjacent to a substrate surface opposite an active region and methods of forming the same
WO2004077548A3 (de) Verbindungstechnik für leistungshalbleiter
EP1119027A3 (de) Ein Kondensator für die Integration in einer Kupfer-Damaszene-Struktur und Herstellungsmethode
KR920018848A (ko) 반도체 장치 제조방법
EP1130628A4 (de) Halbleitervorrichtung und herstellungsverfahren
TW200518265A (en) Copper damascene structure and semiconductor device including the structure and method of fabricating the same
ATE365371T1 (de) Träger für eine elektrische schaltung, insbesondere für einen elektrischen schalter
TW200735313A (en) Semiconductor device and manufacturing method thereof
TW200633188A (en) Methods and structures for electrical communication with an overlying electrode for a semiconductor element
WO2001084627A3 (en) Electronic devices with diffusion barrier and process for making same
EP0677877A3 (de) Halbleiterbauelement mit isoliertem Gate und Leistungswechselrichter unter Benutzung eines solchen Bauelementes
TW200512869A (en) Tungsten-copper interconnect and method for fabricating the same
WO2004077547A3 (de) Verbindungstechnik für leistungshalbleiter mit grossflächigen anschlüssen
WO1993013547A3 (de) Integrierte schaltung
KR100634854B1 (ko) 반도체 장치 제조 방법