[go: up one dir, main page]

ATE155909T1 - Inhaltadressierte speicherzellenanordnung - Google Patents

Inhaltadressierte speicherzellenanordnung

Info

Publication number
ATE155909T1
ATE155909T1 AT89304466T AT89304466T ATE155909T1 AT E155909 T1 ATE155909 T1 AT E155909T1 AT 89304466 T AT89304466 T AT 89304466T AT 89304466 T AT89304466 T AT 89304466T AT E155909 T1 ATE155909 T1 AT E155909T1
Authority
AT
Austria
Prior art keywords
command
commands
memory cell
cell arrangement
addressed memory
Prior art date
Application number
AT89304466T
Other languages
English (en)
Inventor
Patrick T Chuang
Robert L Yau
Hiroshi Yoshida
Moon-Yee Wang
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE155909T1 publication Critical patent/ATE155909T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/90—Details of database functions independent of the retrieved data types
    • G06F16/903—Querying
    • G06F16/90335—Query processing
    • G06F16/90339—Query processing by using parallel associative memories or content-addressable memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Databases & Information Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Computational Linguistics (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Color Television Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
AT89304466T 1988-05-11 1989-05-04 Inhaltadressierte speicherzellenanordnung ATE155909T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/193,308 US4888731A (en) 1988-05-11 1988-05-11 Content addressable memory array system with multiplexed status and command information

Publications (1)

Publication Number Publication Date
ATE155909T1 true ATE155909T1 (de) 1997-08-15

Family

ID=22713090

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89304466T ATE155909T1 (de) 1988-05-11 1989-05-04 Inhaltadressierte speicherzellenanordnung

Country Status (7)

Country Link
US (1) US4888731A (de)
EP (1) EP0341896B1 (de)
JP (1) JPH0218790A (de)
AT (1) ATE155909T1 (de)
DE (1) DE68928187T2 (de)
ES (1) ES2104562T3 (de)
GR (1) GR3024239T3 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01223697A (ja) * 1988-03-01 1989-09-06 Mitsubishi Electric Corp 内容番地付け記憶装置
US5317708A (en) * 1990-06-29 1994-05-31 Digital Equipment Corporation Apparatus and method for an improved content addressable memory
US5999434A (en) 1992-01-10 1999-12-07 Kawasaki Steel Corporation Hierarchical encoder including timing and data detection devices for a content addressable memory
US5619446A (en) * 1992-01-10 1997-04-08 Kawasaki Steel Corporation Hierarchical encoder including timing and data detection devices for a content addressable memory
FR2687004B1 (fr) * 1992-01-31 1994-03-18 France Telecom Architecture de memoire associative.
US6122706A (en) * 1993-12-22 2000-09-19 Cypress Semiconductor Corporation Dual-port content addressable memory
US5649149A (en) * 1994-08-01 1997-07-15 Cypress Semiconductor Corporation Integrated content addressable memory array with processing logical and a host computer interface
US5860085A (en) * 1994-08-01 1999-01-12 Cypress Semiconductor Corporation Instruction set for a content addressable memory array with read/write circuits and an interface register logic block
US5446686A (en) * 1994-08-02 1995-08-29 Sun Microsystems, Inc. Method and appartus for detecting multiple address matches in a content addressable memory
JP3140695B2 (ja) * 1996-10-17 2001-03-05 川崎製鉄株式会社 連想メモリ装置
KR100265362B1 (ko) * 1997-12-30 2000-09-15 김영환 직병렬 방식을 이용한 마이크로프로세서의 데이터송수신 방법
EP0936625A3 (de) 1998-02-17 2003-09-03 Texas Instruments Incorporated Assoziativspeicher (CAM)
US6336113B1 (en) * 1998-12-30 2002-01-01 Kawasaki Steel Corporation Data management method and data management apparatus
US6763425B1 (en) * 2000-06-08 2004-07-13 Netlogic Microsystems, Inc. Method and apparatus for address translation in a partitioned content addressable memory device
US6944709B2 (en) 1999-09-23 2005-09-13 Netlogic Microsystems, Inc. Content addressable memory with block-programmable mask write mode, word width and priority
US6934795B2 (en) 1999-09-23 2005-08-23 Netlogic Microsystems, Inc. Content addressable memory with programmable word width and programmable priority
JP2002288041A (ja) * 2001-03-23 2002-10-04 Sony Corp 情報処理装置および方法、プログラム格納媒体、並びにプログラム
US7017089B1 (en) * 2001-11-01 2006-03-21 Netlogic Microsystems, Inc Method and apparatus for testing a content addressable memory device
US7401181B1 (en) 2002-05-29 2008-07-15 Core Networks Llc System and method for comparand reuse
US7174419B1 (en) * 2003-05-30 2007-02-06 Netlogic Microsystems, Inc Content addressable memory device with source-selecting data translator
US7920399B1 (en) 2010-10-21 2011-04-05 Netlogic Microsystems, Inc. Low power content addressable memory device having selectable cascaded array segments
US8467213B1 (en) 2011-03-22 2013-06-18 Netlogic Microsystems, Inc. Power limiting in a content search system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2712575C2 (de) * 1977-03-22 1985-12-19 Walter Dipl.-Ing. 8011 Putzbrunn Motsch Assoziatives Speichersystem in hochintegrierter Halbleitertechnik
US4310901A (en) * 1979-06-11 1982-01-12 Electronic Memories & Magnetics Corporation Address mapping for memory

Also Published As

Publication number Publication date
DE68928187T2 (de) 1998-02-19
JPH0218790A (ja) 1990-01-23
EP0341896B1 (de) 1997-07-23
GR3024239T3 (en) 1997-10-31
US4888731A (en) 1989-12-19
EP0341896A2 (de) 1989-11-15
EP0341896A3 (de) 1992-10-21
DE68928187D1 (de) 1997-08-28
ES2104562T3 (es) 1997-10-16

Similar Documents

Publication Publication Date Title
ATE155909T1 (de) Inhaltadressierte speicherzellenanordnung
TW328130B (en) Non-volatile semiconductor memory device with variable source voltage
ATE156281T1 (de) Inhaltadressierte speicherzellenanordnung
EP0842515A4 (de) Speichersystem mit nicht-flüchtiger datenspeicherstruktur für speichersteuerungsparameter und verfahren dafür
KR920013446A (ko) 블럭라이트 기능을 구비하는 반도체기억장치
DE69625494D1 (de) Integrierte schaltung zur speicherung und wiederauffindung von mehreren digitalen bits pro nichtflüchtiger speicherzelle
EP0264893A3 (de) Halbleiterspeicher
EP0243859A3 (de) Zweiertordirektzugriffsspeicher mit Spaltenredundanz
EP0917154A3 (de) Programmierter Speicher mit verbesserter Geschwindigkeit und Leistungsverbrauch
EP0333207A3 (de) Masken-rom mit Ersatzspeicherzellen
EP0288832A3 (de) Datenschreibverfahren für EEPROM
JPS531425A (en) Data access circuit
EP0077204A3 (en) Error-correcting memory with low storage overhead and fast correction mechanism
EP0101884A3 (de) Monolithischer Halbleiterspeicher
TW374178B (en) A semiconductor memory device, and a data reading method and a data writing method therefor
JPS6432581A (en) Digital video signal storage device
EP0586114A3 (en) A semiconductor read only memory
KR890016568A (ko) 교차식 메모리 구조 장치
EP0182305A3 (de) Festwertspeicher
KR890017705A (ko) 반도체메모리장치
DE59604631D1 (de) Festspeicher und verfahren zur ansteuerung desselben
JPS6482392A (en) Semiconductor memory device
IN190505B (de)
EP0397194A3 (de) Halbleiterspeicheranordnung mit zwei Speicherzellentypen
JPS6476496A (en) Semiconductor memory device

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee