[go: up one dir, main page]

ATA594171A - METHOD OF MANUFACTURING AN INTEGRATED MONOLITHIC SEMICONDUCTOR ARRANGEMENT - Google Patents

METHOD OF MANUFACTURING AN INTEGRATED MONOLITHIC SEMICONDUCTOR ARRANGEMENT

Info

Publication number
ATA594171A
ATA594171A AT594171A AT594171A ATA594171A AT A594171 A ATA594171 A AT A594171A AT 594171 A AT594171 A AT 594171A AT 594171 A AT594171 A AT 594171A AT A594171 A ATA594171 A AT A594171A
Authority
AT
Austria
Prior art keywords
manufacturing
semiconductor arrangement
monolithic semiconductor
integrated monolithic
integrated
Prior art date
Application number
AT594171A
Other languages
German (de)
Other versions
AT344788B (en
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NL7010208A external-priority patent/NL7010208A/xx
Application filed by Philips Nv filed Critical Philips Nv
Publication of ATA594171A publication Critical patent/ATA594171A/en
Application granted granted Critical
Publication of AT344788B publication Critical patent/AT344788B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615Combinations of vertical BJTs and one or more of resistors or capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
AT594171A 1970-07-10 1971-07-08 METHOD OF MANUFACTURING AN INTEGRATED MONOLITHIC SEMICONDUCTOR ARRANGEMENT AT344788B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7010208A NL7010208A (en) 1966-10-05 1970-07-10

Publications (2)

Publication Number Publication Date
ATA594171A true ATA594171A (en) 1977-12-15
AT344788B AT344788B (en) 1978-08-10

Family

ID=19810548

Family Applications (1)

Application Number Title Priority Date Filing Date
AT594171A AT344788B (en) 1970-07-10 1971-07-08 METHOD OF MANUFACTURING AN INTEGRATED MONOLITHIC SEMICONDUCTOR ARRANGEMENT

Country Status (11)

Country Link
JP (1) JPS522273B2 (en)
AT (1) AT344788B (en)
BE (1) BE769733R (en)
CA (1) CA933675A (en)
CH (1) CH539949A (en)
ES (1) ES393039A2 (en)
GB (1) GB1363515A (en)
HK (2) HK59576A (en)
IT (1) IT995017B (en)
NL (1) NL176414C (en)
SE (1) SE383581B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5370687A (en) * 1976-12-07 1978-06-23 Toshiba Corp Production of semiconductor device
JP2007535160A (en) * 2004-04-27 2007-11-29 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Semiconductor device and method of manufacturing such a device

Also Published As

Publication number Publication date
NL176414C (en) 1985-04-01
SE383581B (en) 1976-03-15
HK59276A (en) 1976-10-01
GB1363515A (en) 1974-08-14
IT995017B (en) 1975-11-10
JPS522273B2 (en) 1977-01-20
HK59576A (en) 1976-10-01
CH539949A (en) 1973-07-31
ES393039A2 (en) 1973-08-16
AT344788B (en) 1978-08-10
JPS5176086A (en) 1976-07-01
CA933675A (en) 1973-09-11
BE769733R (en) 1972-01-10
NL8002038A (en) 1980-07-31
NL176414B (en) 1984-11-01

Similar Documents

Publication Publication Date Title
CH519789A (en) Method of manufacturing a semiconductor device
AT280349B (en) Method of manufacturing a semiconductor device
CH531254A (en) Method of manufacturing a semiconductor device and semiconductor device manufactured by this method
AT318001B (en) Method of manufacturing an integrated semiconductor device
DE1918845B2 (en) METHOD FOR MANUFACTURING SEMICONDUCTOR ARRANGEMENTS
AT280350B (en) Method of manufacturing a semiconductor device
AT322633B (en) METHOD OF MANUFACTURING A SEMICONDUCTOR ARRANGEMENT
AT322632B (en) METHOD OF MANUFACTURING AN INTEGRATED SEMICONDUCTOR DEVICE
CH530714A (en) Method for manufacturing a semiconductor device
AT329116B (en) METHOD OF MANUFACTURING A SEMICONDUCTOR ARRANGEMENT
CH486774A (en) Method of manufacturing semiconductor elements
CH522288A (en) Semiconductor device and method of manufacturing the same
CH536029A (en) Method of manufacturing a monolithic semiconductor device
CH512824A (en) Method of manufacturing semiconductor devices
CH474856A (en) Method of manufacturing a semiconductor device
AT310948B (en) Process for the preparation of an ointment base
AT344788B (en) METHOD OF MANUFACTURING AN INTEGRATED MONOLITHIC SEMICONDUCTOR ARRANGEMENT
AT334977B (en) PROCESS FOR MANUFACTURING INSULATED SEMICONDUCTOR AREAS
AT299309B (en) Method of manufacturing a semiconductor device
AT268381B (en) Method of manufacturing semiconductor devices
CH497792A (en) Method of manufacturing semiconductor devices
AT311779B (en) Method of manufacturing a package
CH420389A (en) Method of manufacturing semiconductor devices
AT271570B (en) Method of manufacturing a semiconductor device
CH530093A (en) Process for the production of a thin semiconductor wafer

Legal Events

Date Code Title Description
ELA Expired due to lapse of time