8000 Improve parameterization algorithm for SV modules/classes (#4497) by donlon · Pull Request #4629 · verilator/verilator · GitHub
[go: up one dir, main page]

Skip to content

Improve parameterization algorithm for SV modules/classes (#4497) #4629

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 21 commits into
base: master
Choose a base branch
from
Draft
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
fix compiler error
  • Loading branch information
donlon committed Oct 26, 2023
commit 164445d13b87de1741f7e9cbe12bf93f36e46d4c
1 change: 1 addition & 0 deletions src/V3Param.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -779,6 +779,7 @@ class ParamProcessor final {
}
}
}
(void)hasEmptyParam;
collectedParams->rehash();
foundp = modInfop->findNodeWithOverriddenParamSet(collectedParams.get());
if (!foundp) foundp = modInfop->findNodeWithFullParamS 4039 et(collectedParams.get());
Expand Down
0