[go: up one dir, main page]

Skip to content
View somyadashora's full-sized avatar

Block or report somyadashora

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
somyadashora/README.md

Somya Dashora

CPU micro-architect & RTL Design Engineer

About Me

Design Engineer with experience in architectural research, design & development of RTL IPs. I have worked on micro-architecture design for Processor Core based on the open RISC-V ISA. Gained strong analytical, management, debugging and problem solving skills along with strong command over HDL & scripting languages. Initiative driven, team player; I thrive well in fast-paced work environment.

Skills

Languages Known

  • Verilog, System Verilog, VHDL, Bluespec
  • Make, tcl, shell
  • LaTeX, Beamer

Some of My known Works

V. Desalphine, S. Dashora, L. Mali, S. K, A. Raveendran & D. Selvakumar, "Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA" VLSI Design And Test 2020, doi: 10.1109/VDAT50263.2020.9190377.


Technical Intresets

I am enthusiastic about working on diverse design aspects of architectures/IPs, including but not limited to IOMMU’s, Virtualization for Accelerators & DMA Engines, SIMD/Vector Architectures, UCIe & D2D controllers, Hardware assisted garbage collection for JIT languages, Compression Engines in Memory Hierarchy etc. I have explored low power architectures for cores & caches; have a high level understanding of multivoltage UPF flow, DVFS and am eager to extend my focus in this domain.

I also thoroughly enjoyed developing from scratch a build infrastructure centered around makefiles; which contains generic tool scripts, directory structure & file naming format. It supports process nodes such as TSMC 16nm, 5nm and more recently 3nm. The tools included were synopsys vcs, design compiler, formality, spyglass, primetime, primepower; functional safety tools such as vc-fsm, vc-zoix and the open source style lint tool verible. This streamlined the entire frontend toolflow, reducing turn-around time for any new or existing IPs.

I enjoy working on various aspects of IP development; codebase, scripts & documentation management, defining and developing toolflows/workflows; working around open source tools.


Other things about me 🙃

I think the amount of work done is propotional to the amount of time spent listening Jazzz...


EoF

Popular repositories Loading

  1. AMBA-AXI4-Lite AMBA-AXI4-Lite Public

    Master and Slave made using AMBA AXI4 Lite protocol.

    Stata 24 10

  2. riscv-sodor riscv-sodor Public

    Forked from ucb-bar/riscv-sodor

    educational microarchitectures for risc-v isa

    Scala

  3. dotfiles dotfiles Public

    Forked from anishathalye/dotfiles

    ~anish • powered by https://github.com/anishathalye/dotbot 💾

    Shell

  4. somyadashora somyadashora Public

    About me

  5. mastodon-clean-boost mastodon-clean-boost Public

    Forked from rachitnigam/mastodon-clean-boost

    JavaScript

  6. build-beamer build-beamer Public

    Base scripts for producing good beamers with pandoc and docker !

    TeX