8000 Merge pull request #42 from howjmay/readme · plctlab/numpy@e00b431 · GitHub
[go: up one dir, main page]

Skip to content

Commit e00b431

Browse files
authored
Merge pull request numpy#42 from howjmay/readme
doc: Add description of impl restriction
2 parents 8ea54b0 + 4149cb7 commit e00b431

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ neon2rvv is a translator of Arm/Aarch64 NEON intrinsics to RISC-V Vector (RVV) E
2323

2424
### Targets and Limitations
2525

26-
The preliminary stage development goal of neon2rvv is targeting RV64 architecture with 128 bits vector register size, which means the implementation is compiled with `-march=rv64gcv_zba` flag.
26+
The preliminary stage development goal of neon2rvv is targeting RV64 architecture with `128 bits vector register size (vlen == 128)`, which means the implementation is compiled with `-march=rv64gcv_zba` flag.
2727

2828
We are using [RISC-V GNU Compiler Toolchain](https://github.com/riscv-collab/riscv-gnu-toolchain) for development.
2929

0 commit comments

Comments
 (0)
0