You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: README.md
+1-1Lines changed: 1 addition & 1 deletion
Original file line number
Diff line number
Diff line change
@@ -23,7 +23,7 @@ neon2rvv is a translator of Arm/Aarch64 NEON intrinsics to RISC-V Vector (RVV) E
23
23
24
24
### Targets and Limitations
25
25
26
-
The preliminary stage development goal of neon2rvv is targeting RV64 architecture with 128 bits vector register size, which means the implementation is compiled with `-march=rv64gcv_zba` flag.
26
+
The preliminary stage development goal of neon2rvv is targeting RV64 architecture with `128 bits vector registersize (vlen == 128)`, which means the implementation is compiled with `-march=rv64gcv_zba` flag.
27
27
28
28
We are using [RISC-V GNU Compiler Toolchain](https://github.com/riscv-collab/riscv-gnu-toolchain) for development.
0 commit comments