Digital ASIC and FPGA Enginner @ Embraer. Guitar player, Mortal Kombat player and cycling aspirant in spare time.
- MG, Brazil
- linkedin.com/in/alef-santos
- in/alef-santos
Pinned Loading
-
cademics-digital-ic-design
cademics-digital-ic-design PublicRepository with verilog modules developed in the CADEMICS digital IC design course by SBMicro and Cadence Design Systems
Verilog 1
-
cademics-verification
cademics-verification PublicRepository with SystemVerilog modules developed in the CADEMICS SV for design and verification course by SBMicro and Cadence Design Systems
SystemVerilog 3
-
heart-disease-analysis
heart-disease-analysis PublicProjeto que visa analisar e prever ocorrências de doenças cardíacas usando aprendizado de máquina
Jupyter Notebook 2
-
-
sign-language-classification
sign-language-classification PublicReconhecimento símbolos em língua americana de sinais com robustez à ruído e classificação via rede neural
Jupyter Notebook 1
If the problem persists, check the GitHub status page or contact support.