8000 [AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg src1 operand. by vpykhtin · Pull Request #133761 · llvm/llvm-project · GitHub
[go: up one dir, main page]
Skip to content

[AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg src1 operand.#133761

Merged
vpykhtin merged 3 commits intollvm:mainfrom
vpykhtin:fix_tryFoldZeroHighBits_skip_nonreg
Apr 1, 2025
Merged

[AMDGPU] Fix SIFoldOperandsImpl::tryFoldZeroHighBits when met non-reg src1 operand.#133761
vpykhtin merged 3 commits intollvm:mainfrom
vpykhtin:fix_tryFoldZeroHighBits_skip_nonreg

Commits

Commits on Mar 31, 2025

Commits on Apr 1, 2025
0