E530 Update VHDL syntax by jevogel · Pull Request #7508 · github-linguist/linguist · GitHub
[go: up one dir, main page]
Skip to content

Update VHDL syntax #7508

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 3 commits into from
Aug 14, 2025
Merged

Update VHDL syntax #7508

merged 3 commits into from
Aug 14, 2025

Conversation

jevogel
Copy link
Contributor
@jevogel jevogel commented Jul 29, 2025 •
edited
Loading

Description

Change VHDL grammar submodule from textmate/vhdl.tmbundle to VHDL-LS/rust_hdl_vscode. Closes #7507.

Checklist:

@jevogel jevogel requested a review from a team as a code owner July 29, 2025 21:17
@jevogel jevogel changed the title Update VHDL syntax (#7507) Update VHDL syntax Jul 29, 2025
lildude
lildude reviewed Aug 12, 2025
View reviewed changes
lildude
lildude approved these changes Aug 14, 2025
View reviewed changes
B7C0
Copy link
Member
@lildude lildude left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM. Thanks.

Important

The changes in this PR will not appear on GitHub until the next release has been made and deployed. See here for more details.

@lildude lildude enabled auto-merge August 14, 2025 17:03
@lildude lildude added this pull request to the merge queue Aug 14, 2025
Merged via the queue into github-linguist:main with commit 1040da7 Aug 14, 2025
5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@lildude lildude lildude approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

Update VHDL syntax
2 participants
@jevogel @lildude
0