[go: up one dir, main page]

Skip to content
View Xilover's full-sized avatar

Block or report Xilover

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Xilover/README.md

I’m a Senior FPGA Engineer with a strong passion for hardware design, FPGA programming, and embedded systems. My work focuses on creating and optimizing advanced hardware architectures, with a special interest in Xilinx technology. I’m also dedicated to finding sustainable solutions for a greener world.

My career started in web development and cloud computing, then moved into kernel development. Eventually, I found my true passion in hardware and firmware engineering, where I now enjoy working with AI and embedded systems. This blend of skills allows me to connect hardware and software effectively, contributing to high-performance projects that require precision and specialized knowledge.

I thrive on challenges and love diving into new technologies, often dedicating myself fully to mastering them. Whether it’s working on cutting-edge systems or contributing to open-source projects, I’m always eager to learn and innovate.

  • 💻 Languages: VHDL, Verilog, C, C++, Python, and more.
  • 📚 Currently Learning: Advanced FPGA architectures and AI hardware accelerators.
  • 💡 Interests: Hardware design, low-level programming, hardware-software co-design, and technology trends.

VHDL Verilog FPGA Python C++ IoT Firmware Xilinx TensorFlow Lite

Pinned Loading

  1. Xilinx/PYNQ Xilinx/PYNQ Public

    Python Productivity for ZYNQ

    Jupyter Notebook 1.9k 807