[go: up one dir, main page]
Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
Conferences > OFC > 2014 > Th2A > Th2A.9

A novel Chip-Multiprocessor Architecture with optically interconnected shared L1 Optical Cache Memory

P. Maniotis, S. Gitzenis, L. Tassiulas, and N. Pleros

Not Accessible

Your library or personal account may give you access

check crossmark updates
Check for updates

Abstract

We demonstrate a system-level CMP architecture where optical cache memories are shared among multiple processing cores through optical buses. System-level simulations show 25-45% execution time improvement and significant capacity requirements reduction through simpler memory hierarchy.

© 2014 Optical Society of America

PDF Article
More Like This
A 16GHz Optical Cache Memory Architecture for Set-Associative Mapping in Chip Multiprocessors

P. Maniotis, D. Fitsios, G.T. Kanellos, and N. Pleros
Th2A.6 Optical Fiber Communication Conference (OFC) 2014

Multi-Chiplet System Architecture With Shared Uniform Access Memory Based on Board-Level Optical Interconnects

Arastu Sharma, Nikolaos Bamiedakis, Fotini Karinou, and Richard Penty
W6A.7 Optical Fiber Communication Conference (OFC) 2021

Full System Simulation of Optically Interconnected Chip Multiprocessors Using gem5

Anouk Van Laer, Timothy Jones, and Philip M. Watts
OTh1A.2 Optical Fiber Communication Conference (OFC) 2013

View More...

Poster Presentation

Media 1: PDF (228 KB)     
Select as filters
Select Topics Cancel