research-article

A performance analytical model for Network-on-Chip with constant service time routers

Authors:

Nikita Nikitin,

Jordi CortadellaAuthors Info & Claims

ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided Design

Pages 571 - 578

https://doi.org/10.1145/1687399.1687506

Published: 02 November 2009 Publication History

Get Access

Abstract

Performance models for Network-on-Chip (NoC) are essential for design, optimization and Quality of Service (QoS) assurance. Classical queueing theory has been often used to provide fast analytical models to estimate average performance. This paper presents a new analytical model that focuses on QoS assurance. It assumes that the NoC has an underlying synchronous behavior with constant service time routers. The comparisons with simulation results show a tangible improvement with regard to the classical M/D/1 models when estimating the worst-case latencies and queue delays. The model can be applied to any network modeled as a queueing system with constant-time routers.

References

[1]

D. Bertsekas and R. Gallager. Data Networks. Prentice Hall, second edition, 1992.

Digital Library

Google Scholar

[2]

W. J. Dally and C. L. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput., 36(5):547--553, 1987.

Digital Library

Google Scholar

[3]

W. J. Dally and B. Towles. Route packets, not wires: on-chip inteconnection networks. In DAC '01: Proceedings of the 38th conference on Design automation, pages 684--689, New York, NY, USA, 2001. ACM.

Digital Library

Google Scholar

[4]

J. T. Draper and J. Ghosh. A comprehensive analytical model for wormhole routing in multicomputer systems. J. Parallel Distrib. Comput., 23(2):202--214, 1994.

Digital Library

Google Scholar

[5]

Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. Efficient link capacity and qos design for network-on-chip. In DATE '06: Proceedings of the conference on Design, automation and test in Europe, pages 9--14, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.

Digital Library

Google Scholar

[6]

L. Kleinrock. Theory, Volume 1, Queueing Systems. Wiley-Interscience, 1975.

Digital Library

Google Scholar

[7]

O. Lysne. Towards a generic analytical model of wormhole routing networks. Microprocessors and Microsystems, 21(7--8):491--498, 1998. IEEE 1355.

Google Scholar

[8]

G. D. Micheli and L. Benini. Networks on Chips: Technology and Tools (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2006.

Digital Library

Google Scholar

[9]

U. Y. Ogras and R. Marculescu. Analytical router modeling for networks-on-chip performance analysis. In DATE '07: Proceedings of the conference on Design, automation and test in Europe, pages 1096--1101, San Jose, CA, USA, 2007. EDA Consortium.

Digital Library

Google Scholar

[10]

C. D. Pack. The effects of multiplexing on a computer-communications system. Commun. ACM, 16(3):161--168, 1973.

Digital Library

Google Scholar

[11]

C. D. Pack. The Output of an M/D/1 Queue. OPERATIONS RESEARCH, 23(4):750--760, 1975.

Digital Library

Google Scholar

[12]

E. C. G. Wille, M. Mellia, E. Leonardi, and M. A. Marsan. Algorithms for ip network design with end-to-end qos constraints. Comput. Netw., 50(8):1086--1103, 2006.

Digital Library

Google Scholar

Cited By

View all

Narayana SMandal SAyoub RIslam MKishinevsky MOgras U(2023)Fast Analysis Using Finite Queuing Model for Multilayer NoCsIEEE Design & Test10.1109/MDAT.2023.331016740:6(112-124)Online publication date: Dec-2023
https://doi.org/10.1109/MDAT.2023.3310167
Matoussi O(2021)NoC Performance Model for Efficient Network Latency Estimation2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474101(994-999)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474101
Bhaskar V(2021)A Study of Network-on-Chip PerformanceProceedings of the 2021 Thirteenth International Conference on Contemporary Computing10.1145/3474124.3474129(37-42)Online publication date: 5-Aug-2021
https://dl.acm.org/doi/10.1145/3474124.3474129
Show More Cited By

Index Terms

A performance analytical model for Network-on-Chip with constant service time routers
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware
  1. Hardware validation
  2. Integrated circuits
    1. Interconnect

Recommendations

An analytical approach for network-on-chip performance analysis

Networks-on-chip (NoCs) have recently emerged as a scalable alternative to classical bus and point-to-point architectures. To date, performance evaluation of NoC designs is largely based on simulation which, besides being extremely slow, provides little ...
High-radix on-chip networks with low-radix routers
ICCAD '14: Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design

Networks-on-chip (NoCs) have become increasingly widespread in recent years due to the extensive integration of many components in modern multicore processors and SoC designs. One of the fundamental tradeoffs in NoC design is the radix of its ...
Low power nanoscale buffer management for network on chip routers
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI

Network-on-Chip (NoC) is an on-chip communication solution in the future system-on-a-chip (SoC) necessitating high performance operation with low power dissipation. We present a novel dynamic power management technique for low power NoC router buffers ...

Comments

Information & Contributors

Information

Published In

ICCAD '09: Proceedings of the 2009 International Conference on Computer-Aided Design

November 2009

803 pages

ISBN:9781605588001

DOI:10.1145/1687399

General Chair:
Jaijeet Roychowdhury
Univ. of California, Berkeley, Berkeley, California

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 November 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

ICCAD '09

Sponsor:

SIGDA

ICCAD '09: The International Conference on Computer-Aided Design

November 2 - 5, 2009

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

30
Total Citations
View Citations
270
Total Downloads

Downloads (Last 12 months)18
Downloads (Last 6 weeks)2

Reflects downloads up to 20 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Narayana SMandal SAyoub RIslam MKishinevsky MOgras U(2023)Fast Analysis Using Finite Queuing Model for Multilayer NoCsIEEE Design & Test10.1109/MDAT.2023.331016740:6(112-124)Online publication date: Dec-2023
https://doi.org/10.1109/MDAT.2023.3310167
Matoussi O(2021)NoC Performance Model for Efficient Network Latency Estimation2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474101(994-999)Online publication date: 1-Feb-2021
https://doi.org/10.23919/DATE51398.2021.9474101
Bhaskar V(2021)A Study of Network-on-Chip PerformanceProceedings of the 2021 Thirteenth International Conference on Contemporary Computing10.1145/3474124.3474129(37-42)Online publication date: 5-Aug-2021
https://dl.acm.org/doi/10.1145/3474124.3474129
Levitin LRykalova Y(2020)Virtual Cut-Through Routing in Multidimensional Interconnection Networks2020 International Symposium on Networks, Computers and Communications (ISNCC)10.1109/ISNCC49221.2020.9297331(1-6)Online publication date: 20-Oct-2020
https://doi.org/10.1109/ISNCC49221.2020.9297331
Rykalova YLevitin L(2019)Simulation study of interconnection networks with virtual cut-through routingProceedings of the Communications & Networking Symposium10.5555/3338063.3338069(1-12)Online publication date: 29-Apr-2019
https://dl.acm.org/doi/10.5555/3338063.3338069
Rykalova YLevitin L(2019)Simulation Study of Interconnection Networks with Virtual Cut-Through Routing2019 Spring Simulation Conference (SpringSim)10.23919/SpringSim.2019.8732919(1-12)Online publication date: Apr-2019
https://doi.org/10.23919/SpringSim.2019.8732919
Piedrahita-Velasquez CPatino GDuque J(2019)NoC Performance Estimation Based on Queueing Theory for Real Scientific Applications2019 International Conference on Mechatronics, Electronics and Automotive Engineering (ICMEAE)10.1109/ICMEAE.2019.00036(157-162)Online publication date: Nov-2019
https://doi.org/10.1109/ICMEAE.2019.00036
Levitin LRykalova Y(2019)An Analytical Model for Virtual Cut-Through Routing2019 28th International Conference on Computer Communication and Networks (ICCCN)10.1109/ICCCN.2019.8846915(1-7)Online publication date: Jul-2019
https://doi.org/10.1109/ICCCN.2019.8846915
Joseph JBamberg LErmel DPerjikolaei BDrewes AGarcia-Ortiz APionteck T(2019)NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and MicroarchitecturesIEEE Access10.1109/ACCESS.2019.29421297(135145-135163)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2942129
Levitin LRykalova Y(2019)Computer interconnection networks with virtual cut-through routingProcedia Computer Science10.1016/j.procs.2019.08.062155(449-455)Online publication date: 2019
https://doi.org/10.1016/j.procs.2019.08.062
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

An analytical approach for network-on-chip performance analysis

High-radix on-chip networks with low-radix routers

Low power nanoscale buffer management for network on chip routers

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations