Abstract
Integrated circuits always face with two major challenges including heat caused by energy losses and the area occupied. In recent years, different strategies have been presented to reduce these two major challenges. The implementations of circuits in a reversible manner as well as the use of multiple-valued logic are among the most successful strategies. Reversible circuits reduce energy loss and ultimately eliminate the problem of overheating in circuits. Preferring multiple-valued logic over binary logic can also greatly reduce area occupied of circuits. When switching from binary logic to multiple-valued logic, the dominant thought in binary logic is the basis of designing computational circuits in multiple-valued logic, and disregards the capabilities of multiple-valued logic. This can cause a minimal use of multiple-valued logic capabilities, increase complexity and delay in the multiple-valued computational circuits. In this paper, we first introduce an efficient reversible ternary half-adder. Afterward, using the reversible ternary half-adder, we introduce two reversible versions of traditional and comprehensive reversible ternary full-adders. Finally, using the introduced reversible ternary full-adders, we propose two novel designs of reversible ternary 6:2 Compressor. The results of the comparisons show that although the proposed circuits are similar to or better than previous corresponding designs in terms of criteria number of constant input and number of garbage outputs, they are superior in criterion quantum cost.
Similar content being viewed by others
References
Hugh DM, Twamley J (2005) Trapped-ion qutrit spin molecule quantum computer. New J Phys 7:174
Bennett CH (1973) Logical Reversibility of Computation. IBM J Res Dev 17(6):525–532
Islam MS et al (2009) Synthesis of fault tolerant reversible logic circuits. In: Circuits and Systems International Conference on Testing and Diagnosis, 2009, ICTD 2009. IEEE, pp 1–4
Azad Khan M (2002) Design of full adder with reversible gate. In International Conference on Computer and Information Technology, Dhaka, Bangladesh, pp 515–519
Khan MHA (2008) A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry. J Syst Architect 54(12):1113–1121
Khan MHA, Perkowski MA (2007) Quantum ternary parallel adder/subtractor with partially-look-ahead carry. J Syst Architect 53(7):453–464
Lisa NJ, Babu HMH (2015) Design of a compact ternary parallel adder/subtractor circuit in quantum computing. In: IEEE international symposium on multiple-valued logic
Deibuk VG, Biloshytskyi AV (2015) Design of a ternary reversible/quantum adder using genetic algorithm. Int J Inf Technol Comput Sci (IJITCS) 7(9):38–45
Khan MHA (2008) Synthesis of quaternary reversible/quantum comparators. J Syst Architect 54(10):977–982
Monfared AT, Haghparast M (2019) Quantum ternary multiplication gate (QTMG): toward quantum ternary multiplier and a new realization for ternary toffoli gate. J Circuits Syst Comput 2019:2050071
Panahi MM, Hashemipour O, Navi K (2019) A Novel Design of a Multiplier Using Reversible Ternary Gates. IETE J Res 2019:1–10
Taheri Monfared A, Haghparast M (2017) Designing new ternary reversible subtractor circuits. Microprocess Microsyst 53:51–56
Khan MHA (2014) Design of ternary reversible sequential circuits. In: International Conference on Electrical and Computer Engineering. Dhaka, 2014
Mohammadi M, Haghparast M (2008) On design of multiple-valued sequential reversible circuits for nanotechnology based systems. IEEE Region 10 Conference. Hydarabad
Niknafs A (2013) Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don’t cares. Integration. VLSI J
Hu Z (2018) Design of ternary reversible/quantum sequential elements. J Thermoelectr
Asadi M, Mosleh M, Haghparast M (2020) An efficient design of reversible ternary fulladder/fullsubtractor with low quantum cost. Quantum Inf Process 19:204
Barbieri C, Moraga C (2020) On the complexity of the cycles based synthesis of ternary reversible circuits. arXiv:2002-07498
Hu Z, Deibuk V (2018) Design of ternary reversible/quantum sequential elements. J Thermoelectr 1:5–17
Khan M (2020) Online testing of ternary reversible multiple-controlled unary gate circuits. J Multiple-Valued Logic Soft Comput 34(1/2):105–127
Haghparast M, Wille R, Monfared AT (2017) Towards quantum reversible ternary coded decimal adder. Quantum Inf Process 16(11):284
Mercy Nesa Rani P, Datta KJJoC (2020) Systems, and computers, improved ternary reversible logic synthesis using group theoretic approach, p 2050192
Asadi M-A, Mosleh M, Haghparast M (2020) A novel reversible ternary coded decimal adder/subtractor. J Ambient Intell Hum Comput 1:1–19
Ariafar Z, Mosleh M (2019) Effective designs of reversible vedic multiplier. Int J Theor Phys 58(8):2556–2574
Noorallahzadeh M, Mosleh M (2019) Parity-preserving reversible flip-flops with low quantum cost in nanoscale. J Supercomput 2019:1–33
Noorallahzadeh M, Mosleh M (2019) Efficient designs of reversible latches with low quantum cost. IET Circuits Dev Syst 13(6):806–815
PourAliAkbar E, Mosleh M (2019) An efficient design for reversible wallace unsigned multiplier. Theoret Comput Sci 773:43–52
Noorallahzadeh M, Mosleh MJIJoQI (2020) Efficient designs of reversible BCD to EX-3 Converter with low quantum cost in nanoscale. Int J Quant Inf 18(5):2050020
Rashno M, Haghparast M, Mosleh (2020) A new design of a low-power reversible. Vedic multiplier, p 2050002
Khan MHA (2006) Design of reversible quantum ternary multiplexer and demultiplexer. Eng Lett 13:5
Miller DM, Dueck GW, Maslov D (2004) A synthesis method for MVL reversible logic [multiple value logic]. In: Proceedings of the 34th international symposium on multiple-valued logic
Khan MH (2004) Proceedings of the International Conference on Electrical and Computer Engineering
Monfared AT, Haghparast M (2017) Design of novel quantum/reversible ternary adder circuits. Int J Electron Lett 5(2):149–157
Khan M, Rice JE (2016) Synthesis of reversible logic functions using ternary Max–Min algebra. In: IEEE international symposium on circuits and systems (ISCAS)
Haghparast M, Wille R, Monfared AT (2017) Towards quantum reversible ternary coded decimal adder. Quant 16:1
Chang H, Zhang M (2004) Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Trans Circuits Syst
Mandal SB, Chakrabarti A, Sur-Kolay S (2011) Synthesis techniques for ternary quantum logic. In: 41st IEEE international symposium on multiple-valued logic
Bolhassani A, Haghparast M (2016) Optimised reversible divider circuit. Int J Innov Comput Appl 13–33
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Asadi, MA., Mosleh, M. & Haghparast, M. Toward novel designs of reversible ternary 6:2 Compressor using efficient reversible ternary full-adders. J Supercomput 77, 5176–5197 (2021). https://doi.org/10.1007/s11227-020-03485-7
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11227-020-03485-7