Abstract
This paper presents new results on an approach for solving satisfiability problems (SAT), that is, creating a logic circuit that is specialized to solve each problem instance on Field Programmable Gate Arrays (FPGAs). This approach has become feasible due to recent advances in Reconfigurable Computing.
We develop an algorithm that is suitable for a logic circuit implementation. This algorithm is basically equivalent to the Davis-Putnam procedure with Experimental Unit Propagation. The required hardware resources for the algorithm are less than those of MOM’s heuristics.
References
Y. Asahiro, K. Iwama, and E. Miyano. Random generation of test instances with controlled attributes. In Proceedings of the DIMACS Challenge II Workshop, 1993.
C. M. Li and Anbulagan. Heuristics based on unit propagation for satisfiability problems. In Proc. of 15th International Joint Conference on Artificial Intelligence, pages 366–371, 1997.
T. Suyama, M. Yokoo, and H. Sawada. Solving satisfiability problems using logic synthesis and reconfigurable hardware. In Proc. of the 31st Annual Hawaii International Conference on System Sciences Vol. VII, pages 179–186, 1998.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1999 Springer-Verlag
About this paper
Cite this paper
Suyama, T., Yokoo, M., Nagoya, A. (1999). Solving satisfiability problems on FPGAs using experimental unit propagation heuristic. In: Rolim, J., et al. Parallel and Distributed Processing. IPPS 1999. Lecture Notes in Computer Science, vol 1586. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0097959
Download citation
DOI: https://doi.org/10.1007/BFb0097959
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-65831-3
Online ISBN: 978-3-540-48932-0
eBook Packages: Springer Book Archive