Abstract
An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Dhiman G, Ayoub R, Rosing T (2009) PDRAM: a hybrid PRAM and DRAM main memory system. Design automation conference—DAC, ACM, New York, pp 664–469
Henning JL (2006) SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Comput Archit News 34(4):1–17
Jung K-S, Park J-W (2011) A superblock-based memory adapter using decoupled dual buffers for hiding the access latency of non-volatile memory. In: World congress on engineering and computer science pp 802–807, 19–21 Oct 2011
Lee BC, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput Archit News 37(3):2−13
Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase memory technology. ACM SIGARCH Comput Archit News 37(3):24–33
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media Dordrecht
About this paper
Cite this paper
Bian, MY., Yoon, SK., Kim, SD. (2013). An Effective Interfacing Adapter for PRAM Based Main Memory via Flexible Management DRAM Buffer. In: Kim, K., Chung, KY. (eds) IT Convergence and Security 2012. Lecture Notes in Electrical Engineering, vol 215. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-5860-5_148
Download citation
DOI: https://doi.org/10.1007/978-94-007-5860-5_148
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-5859-9
Online ISBN: 978-94-007-5860-5
eBook Packages: EngineeringEngineering (R0)