Abstract
Previous works for full-chip leakage power estimation are all based on Wilkinson’s approach which approximates sum of lognormal random variables as another lognormal by matching the first and second moments. In this paper we will show that natural logarithm of leakage deviates from normal distribution by scaling transistor sizes, as a result distribution of leakage power cannot be described by lognormal distribution anymore. We will introduce generalized extreme value distribution as the best candidate for full-chip leakage power estimation and we will prove its superiority over lognormal approximation through simulation results in 45nm technology.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: Parameter variations and impact on circuits and microarchitecture. In: IEEE DAC, pp. 338–342 (2003)
Abu-Dayya, A.A., Beaulieu, N.C.: Comparison of methods of computing correlated lognormal sum distributions and outages for digital wireless applications. In: IEEE 44th Vehicular Technology Conference, vol. 1, pp. 175–179 (1994)
Chang, H., Sapatnekar, S.S.: Full-chip analysis of leakage power under process variations, including spatial correlations. In: Proc. DAC, pp. 523–528 (June 2005)
Rao, R., Srivastava, A., Blaauw, D., Sylvester, D.: Statistical Estimation of Leakage Current Considering Inter- and Intra-Die Process variation. In: International Symposium on Low Power Electronics and Design, pp. 64–67 (2002)
Rao, R., Devgan, A., Blaauw, D., Sylvester, D.: Parametric Yield Estimation Considering Leakage Variability. In: Design Automation Conference, pp. 442–447 (2003)
Cheng, L., Gupta, P., He, L.: Efficient Additive Statistical Leakage Estimation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28(11) (November 2009)
Li, T., Yu, Z.: Statistical analysis of full-chip leakage power considering junction tunneling leakage. In: Proc. DAC, pp. 99–102 (June 2007)
Li, X., Le, J., Pileggi, L.: Projection based statistical analysis of full chip leakage power with non-log-normal distributions. In: Proc. DAC, pp. 103–108 (June 2006)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Khosropour, A., Aghababa, H., Afzali-Kusha, A., Forouzandeh, B. (2011). Chip Level Statistical Leakage Power Estimation Using Generalized Extreme Value Distribution. In: Ayala, J.L., GarcĂa-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-24154-3_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24153-6
Online ISBN: 978-3-642-24154-3
eBook Packages: Computer ScienceComputer Science (R0)