Abstract
This paper presents a scalable data-partitioned parallel algorithm for accurate 3-D capacitance extraction using the Boundary Element Method(BEM). We address the task decomposition and workload balancing issues when system matrix irregularity presents due to applying the adaptive Gaussian quadrature. Experimental results are reported on an IBM SP2, an IBM J40 and a network of HP workstations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Brebbia, C.A.: The Boundary Element Method for Engineers. Pentech Press, London (1978)
Fukda, S., Shigyo, N., Kato, K., Nakamura, S.: A ULSI 2-D Capacitance Simulator for Complex Structures Based on Actual Processes. IEEE Trans. CAD 9, 39–47 (1990)
Nabors, K., White, J.: FASTCAP: A Multipole-Accelerated 3-D Capacitance Extraction Program. IEEE Trans. CAD, 1447–1459 (1991)
Nabors, K., White, J.: Multipole-Accelerated Capacitance Extraction Algorithms for 3-D Structures with Multiple Dielectrics. IEEE Trans, on CAS 11, 946–954 (1992)
Wang, Z., Yuan, Y., Wu, Q.: A Parallel Multipole Accelerated 3-D Capacitance Simulator Based on an Improved Model. IEEE Trans. CAD 12, 1441–1450 (1996)
Yuan, Y., Banerjee, P.: Parallel Extraction of 3-D Capacitance and Resistance. Technical Report. ECE Dept. Northwestern University (1998)
Kapur, S., Long, D.E.: IES3: A Fast Integral Equation Solver for Efficient 3-Dimensional Extraction. In: Proc. of ICCAD, pp. 448–455 (1997)
Saad, Y., Shultz, M.H.: GMRES: A Generalized Minimal Residual Algorithm for solving non-symmetric linear systems. SIAM J. of Sci. and Stat. Comput. 7, 856–869 (1986)
Aluru, N.R., Nadkarni, V.B., White, J.: A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis. In: Proc. of DAG (1996)
Yuan, Y., Banerjee, P.: Fast Potentail Integrals for 3-D Capacitance Extraction. In: Proc. of TAU 1999, pp. 53–57 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1999 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yuan, Y., Banerjee, P. (1999). A Parallel 3-D Capacitance Extraction Program. In: Banerjee, P., Prasanna, V.K., Sinha, B.P. (eds) High Performance Computing – HiPC’99. HiPC 1999. Lecture Notes in Computer Science, vol 1745. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-46642-0_29
Download citation
DOI: https://doi.org/10.1007/978-3-540-46642-0_29
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-66907-4
Online ISBN: 978-3-540-46642-0
eBook Packages: Springer Book Archive