Abstract
We discuss state of the art and new developments for the path to first time right silicon for low VTH and low power analog design. This article touches on a few of the issues that are essential when starting a low VTH or low power design, where the bottom line is a well controlled process technology and the existence of a comprehensive Process Design Kit with accurate SPICE models which include device mismatch parameters and noise parameters. The necessary process characterisation and the requirements for SPICE modelling are described. In this article state of the art MOS transistor modelling especially in the transition region, noise modelling and device mismatch are discussed with regard to low VTH and low power design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
ELDO User’s Manual 5.6, Release 2001.2, pp. 10/258–10/262 (August 2001)
Cheng, Y., Jeng, M.C., Liu, Z., Huang, J., Chen, M., Ko, P.K., Hu, C.: A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation. IEEE Electron Devices 44(2), 277–287 (1997)
Department of Electrical Engeneering and Computer Sience: BSIM3v3 Manual. University of California, Berkeley
Enz, C., Krummenacher, F., Vittoz, E.: An analytical MOS transistor model valid in all regions of Operation and dedicated to low-voltage and low current applications. Journal on Analog Integration Circuits and Signal Processing. Kluwer Academic Pub., 83–114 (1995)
Enz, C., Vittoz, E.: MOS transistor modeling for low-voltage and low power analog IC design. Microelectronic Engeneering 39, 59–76 (1997)
Velghe, R.M.D.A., Klaassen, D.B.M., Klaassen, F.M.: MOS model 9, NL-UR 003/94 (1994), Internet http://www.semiconductors.philips.com/Philips_Models
Liu, W., Jin, X., Cao, K.M., Hu, C.: Project Director:Professor Chenming Hu: BSIM4.0 MOSFET Model, User’s Manual. University of California, Berkeley
Ankele, B., Hölzl, W., O’Leary, P.: Enhanced MOS Parameter Extraction and SPICE Modelling for Mixed Analogue and Digital Circuit Simulation. In: 1998 IEEE International Conference on Microelectronic Test Structures, Edinburgh (1989)
Bastos, J., Steyaert, M., Pergoot, A., Sansen, W.: Mismatch Characterisation of Sub micron MOS Transistors. In: Analog Integrated Circuits and Signal Processing, vol. 12, pp. 95–106. Kluwer Academic Publisher, Boston (1997)
Pelgrom, M., Duinmaijer, A., Welbers, A.: Matching_Properties_of_MOS_Transistors. IEEE Journal of Solid-State Circuits 24 (October 1989)
Hung, K.K., Ko, P.K., Hu, C., Cheng, Y.C.: A physics based MOSFET Noise Model for Circuit Simulators. IEEE Transactions on Electron Devices 37(5) (May 1990)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Seebacher, E., Rappitsch, G., Höller, H. (2003). Process Characterisation for Low VTH and Low Power Design. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-540-39762-5_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20074-1
Online ISBN: 978-3-540-39762-5
eBook Packages: Springer Book Archive