Abstract
This paper presents a partial automated workflow for a hardware and software co-design used to generate analog convolutional neural networks. The developed workflow provides an automated generation of the schematic and layout of analog neural networks itself as well as the verification of the created circuit with an automated simulation setup. The designed application-specific integrated circuit (ASIC) has an energy consumption of 450 nJ (235 nJ for the frontend and 215 nJ for the neural network) and needs 369 µs (362 µs for the front-end and 7 µs for the neural network) per inference.
The authors acknowledge the financial support by the Federal Ministry of Education and Research (BMBF) of Germany in the framework of KI-Sprung_ADELIA (grant number 16ES1144K).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Shafiee, A., et al: ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Comput. Archit. News 44(3), 14–26 (2016)
Tsai, H., Ambrogio, S., Narayanan, P., Shelby, R.M., Burr, G.W: Recent progress in analog memory-based accelerators for deep learning. J. Phys. Appl. Phys. 51(28), 283001 (2018). IOP Publishing
Lu, J., Young, S., Arel, I., Holleman, J.: A 1 TOPS/W analog deep machine-learning engine with floating-gate storage in 0.13 \(\upmu \)m CMOS. IEEE J. Solid-State Circ. 50(1), 270–281. IEEE (2014)
Bekanntmachung des Pilotinnovationswettbewerbs Energieeffizientes KI-System Homepage. https://www.bmbf.de/foerderungen/bekanntmachung-2371.html. Accessed 23 Apr 2021
Plank, J.S.: A unified hardware/software co-design framework for neuromorphic computing devices and applications. In: 2017 IEEE International Conference on Rebooting Computing (ICRC), pp. 1–8. IEEE (2017)
Crossley, J., et al: BAG: a designer-oriented integrated framework for the development of AMS circuit generators. In: 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 74–81. IEEE (2013)
Chang, E., et al.: BAG2: a process-portable framework for generator-based AMS circuit design. In: 2018 IEEE Custom Integrated Circuits Conference (CICC), pp. 1–8. IEEE (2018)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 Springer Nature Switzerland AG
About this paper
Cite this paper
Müller, R. et al. (2022). Hardware/Software Co-Design of an Automatically Generated Analog NN. In: Orailoglu, A., Jung, M., Reichenbach, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2021. Lecture Notes in Computer Science, vol 13227. Springer, Cham. https://doi.org/10.1007/978-3-031-04580-6_26
Download citation
DOI: https://doi.org/10.1007/978-3-031-04580-6_26
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-04579-0
Online ISBN: 978-3-031-04580-6
eBook Packages: Computer ScienceComputer Science (R0)