Multicore Systems on Chip

1. Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.: Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In: Proc. 30th Annual Int. Symposium Computer Architecture, pp. 350–361. San Diego, CA (2003)

   Google Scholar 

2. Bergamaschi, R., Han, G., Buyuktosunoglu, A., Patel, H., Nair, I., Dittmann, G., Janssen, G., Dhanwada, N., Hu, Z., Bose, P., Darringer, J.: Exploring power management in multi-core systems. In: Proc. Asia and South Pacific Design Automation Conf. Seoul, Korea (2008)

   Google Scholar 

3. Chen, T., Raghavan, R., Dale, J.N., Iwata, E.: Cell broadband engine architecture and its first implementation: A performance view. IBM J. Res. Dev. 51(5), 559–572 (2007)

   Article  Google Scholar 

4. Dagum, L., Menon, R.: OpenMP: An industry-standard API for shared-memory program- ming. IEEE Comput. Sci. Eng. 5(1), 46–55 (1998)

   Article  Google Scholar 

5. Du, J.: Inside an 80-corechip: The on-chip communication and memory bandwidth solutions (2007). URL http://blogs.intel.com/research/2007/07/inside_the_terascale_many_core.php

6. Freescale, Inc. URL http://www.freescale.com/webapp/sps/site/ homepage.jsp

7. Guo, J., Papanikolaou, A., Marchal, P., Catthoor, F.: Physical design implementation of segmented buses to reduce communication energy. In: Proc. Asia and South Pacific Design Automation Conference, pp. 42–47. Yokohama, Japan (2006)

   Google Scholar 

8. Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: A free, commercially representative embedded benchmark suite. In: Proc. IEEE Int. Workshop Workload Characterization, pp. 3–14. Austin, TX (2001)

   Google Scholar 

9. Intel core i7 processor SDK webinar: Q and A transcript from the 8:00 a.m. PST. URL http://software.intel.com/sites/webinar/corei7-sdk/intel-core-i7-8am.doc

10. Johnson, T., Nawathe, U.: An 8-core, 64-thread, 64-bit power efficient Sparc SoC (Niagara2). In: Proc. Int. Symposium Physical Design, p. 2. Austin, TX (2007)

    Google Scholar 

11. Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded Sparc processor. IEEE Micro 25(2), 21–29 (2005)

    Article  Google Scholar 

12. Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro 28(2), 39–55 (2008)

    Article  Google Scholar 

13. Marcon, C., Borin, A., Susin, A., Carro, L., Wagner, F.: Time and energy efficient mapping of embedded applications onto NoCs. In: Proc. Asia and South Pacific-Design Automation Conference (2005)

    Google Scholar 

14. Pacheco, P.S.: Parallel Programming with MPI. Morgan Kaufmann Publishers, Inc. (1996)

    Google Scholar 

15. Reifel, M., Chen, D.: Parallel digital signal processing: An emerging market. Application Note (1994). URL http://focus.ti.com/lit/an/spra104/spra104.pdf

16. Fujitsu Microelectronics, I. New TurboSPARC Processor Sets New Performance Level For Low-End, Mid-Range Workstations

    Google Scholar 

17. Rutzig, M.B., Beck, A.C., Carro, L.: Dynamically adapted low power ASIPs. In: Reconfigurable Computing: Architectures, Tools and Applications, Lecture Notes In Computer Science, vol. 5453, pp. 110–122. Springer-Verlag, Berlin, Germany (2009)

    Google Scholar 

18. Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Abrash, M., Dubey, P., Junkins, S., Lake, A., Sugerman, J., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Hanrahan, P.: Larrabee: A many-core x86 architecture for visual computing. In: ACM SIGGRAPH 2008 Papers, pp. 1–15. Los Angeles, CA (2008)

    Google Scholar 

19. Shi, K., Howard, D.: Challenges in sleep transistor design and implementation in low-power designs. In: Proc. 43rd Annual Conf. Design Automation, pp. 113–116 (2006)

    Google Scholar 

20. Song, Y., Kalogeropulos, S., Tirumalai, P.: Design and implementation of a compiler framework for helper threading on multi-core processors. In: Proceedings of the 14th international Conference on Parallel Architectures and Compilation Techniques, pp. 99–109 (2005)

    Google Scholar 

21. IDC Analyze the Future. Available at http://www.idc.com/getdoc.jsp?containerId=prUS23297412

22. Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., Borkar, N.: An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In: Digest of Technical Papers IEEE Int. Solid-State Circuits Conf., pp. 98–589 (2007)

    Google Scholar 

23. Wall, D.W.: Limits of instruction-level parallelism. SIGPLAN Not. 26(4), 176–188 (1991)

    Article  Google Scholar 

24. Woo, D.H., Lee, H.H.: Extending Amdahl’s law for energy-efficient computing in the many-core era. Computer 41(12), 24–31 (2008)

    Article  Google Scholar 

25. Diefendorff, K. Hal Makes Sparcs Fly. [S.l.]. 1999

    Google Scholar 

26. Intel. Inside an 80-core chip: The on-chip communication and memory bandwidth solution, 2007. Available at: http://blogs.intel.com/research/2007/07/inside_the_terascale_many_core.php

27. Zhao, G., Kwan, H.K., Lei, C.U., Wong, N.: Processor frequency assignment in three-dimensional MPSoCs under thermal constraints by polynomial programming. In: Proc. IEEE Asia Pacific Conf. Circuits Syst., pp. 1668–1671 (2008)

    Google Scholar 

28. OMAP 5430 white paper. Available at http://www.ti.com/lit/an/swpt048/swpt048.pdf

29. Exynos 3 Single platform. Available at http://www.samsung.com/global/business/semiconductor/minisite/Exynos/products3110.html

30. Exynos 4 Dual platform. Available at http://www.samsung.com/global/business/semiconductor/minisite/Exynos/products4210.html

31. NVIDIA white paper. Available at http://www.nvidia.com/content/PDF/tegra_white_papers/tegra-whitepaper-0911b.pdf

32. Intel Corp. White paper. Available at http://www.intel.com/content/dam/doc/white-paper/intel-microarchitecture-white-paper.pdf

Download references