"Design-Induced Latency Variation in Modern DRAM Chips: Characterization, ..."

Donghyuk Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1145/3084464

access: closed

type: Journal Article

metadata version: 2020-07-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pomacs/LeeKSGAPSM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pomacs/LeeKSGAPSM17
Donghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Saugata Ghose, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu:
Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms. Proc. ACM Meas. Anal. Comput. Syst. 1(1): 26:1-26:36 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.