"A Fast System-Level Design Methodology for Heterogeneous Multi-Core ..."

Chenyun Pan, Azad Naeemi (2015)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2015.2398218

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/PanN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/PanN15
Chenyun Pan, Azad Naeemi:
A Fast System-Level Design Methodology for Heterogeneous Multi-Core Processors Using Emerging Technologies. IEEE J. Emerg. Sel. Topics Circuits Syst. 5(1): 75-87 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.