"56Gb/s PAM4 and NRZ SerDes transceivers in 40nm CMOS."

Jri Lee, Ping-Chuan Chiang, Chih-Chi Weng (2015)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2015.7231346

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/LeeCW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/LeeCW15
Jri Lee, Ping-Chuan Chiang, Chih-Chi Weng:
56Gb/s PAM4 and NRZ SerDes transceivers in 40nm CMOS. VLSIC 2015: 118-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.