"A 3X-oversampling hybrid clock and data recovery circuit with programmable ..."

Jia-An Jheng, Wei-Sung Chang, Tai-Cheng Lee (2014)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT.2014.6834881

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/JhengCL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/JhengCL14
Jia-An Jheng, Wei-Sung Chang, Tai-Cheng Lee:
A 3X-oversampling hybrid clock and data recovery circuit with programmable bandwidth. VLSI-DAT 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.