"Digital Twin for Energy Optimization in an SMT-PCB Assembly Line."

Neha V. Karanjkar et al. (2018)

> Home

Details and statistics

DOI: 10.1109/IOTAIS.2018.8600830

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iotais/KaranjkarJMPRS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iotais/KaranjkarJMPRS18
Neha V. Karanjkar, Ashish Joglekar, Sampad B. Mohanty, Venkatesh Prabhu, D. Raghunath, Rajesh Sundaresan:
Digital Twin for Energy Optimization in an SMT-PCB Assembly Line. IOTAIS 2018: 85-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.