"A Low Power and Low Latency FPGA-Based Spiking Neural Network Accelerator."

Hanwen Liu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/IJCNN54540.2023.10191153

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ijcnn/LiuCZZQ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ijcnn/LiuCZZQ23
Hanwen Liu, Yi Chen, Zihang Zeng, Malu Zhang, Hong Qu:
A Low Power and Low Latency FPGA-Based Spiking Neural Network Accelerator. IJCNN 2023: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.