"Modeling of Content addressable memory using 2D Reconfigurable Transistors."

Ashwin Tunga et al. (2024)

> Home

Details and statistics

DOI: 10.1109/DRC61706.2024.10605524

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/drc/TungaKZSZR24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/drc/TungaKZSZR24
Ashwin Tunga, Junzhe Kang, Ziing Zhao, Ankit Shukla, Wenjuan Zhu, Shaloo Rakheja:
Modeling of Content addressable memory using 2D Reconfigurable Transistors. DRC 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.