default search action
Handbook of Signal Processing Systems 2013
- Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, Jarmo Takala:
Handbook of Signal Processing Systems. Springer 2013, ISBN 978-1-4614-6858-5
Applications
- Atanas Boev, Robert Bregovic, Atanas P. Gotchev:
Signal Processing for Stereoscopic and Multi-View 3D Displays. 3-47 - Yu-Han Chen, Liang-Gee Chen:
Video Compression. 49-67 - Jussi Collin, Pavel Davidson, Martti Kirkko-Jaakkola, Helena Leppäkoski:
Inertial Sensors and Their Applications. 69-96 - Raphael Ducasse, Mihaela van der Schaar:
Finding It Now: Construction and Configuration of Networked Classifiers in Real-Time Stream Mining Systems. 97-134 - Anthony E. Gregerson, Michael J. Schulte, Katherine Compton:
High-Energy Physics. 135-169 - Markku J. Juntti, Markku Renfors, Mikko Valkama:
Signal Processing for Wireless Transceivers. 171-222 - Miroslav Knezevic, Lejla Batina, Elke De Mulder, Junfeng Fan, Benedikt Gierlichs, Yong Ki Lee, Roel Maes, Ingrid Verbauwhede:
Signal Processing for Cryptography and Security Applications. 223-241 - Konstantinos Konstantinides:
Digital Signal Processing in Home Entertainment. 243-260 - William S. Levine:
Signal Processing for Control. 261-279 - Marco Mattavelli, Mickaël Raulet, Jörn W. Janneck:
MPEG Reconfigurable Video Coding. 281-314 - Naresh R. Shanbhag, Andrew C. Singer, Hyeon-Min Bae:
Signal Processing for High-Speed Links. 315-348 - Raj Shekhar, Vivek Walimbe, William Plishker:
Medical Image Processing. 349-379 - Jukka Suhonen, Mikko Kohvakka, Ville Kaseva, Timo D. Hämäläinen, Marko Hännikäinen:
Low-Power Wireless Sensor Network Platforms. 381-419 - Alle-Jan van der Veen, Stefan J. Wijnholds:
Signal Processing Tools for Radio Astronomy. 421-463 - Marilyn Wolf, Jason Schlessman:
Distributed Smart Cameras and Distributed Computer Vision. 465-479
Architectures
- Christian Banz, Holger Blume, Peter Pirsch:
Architectures for Stereo Vision. 483-515 - Luigi Carro, Mateus Beck Rutzig:
Multicore Systems on Chip. 517-551 - Bjorn De Sutter, Praveen Raghavan, Andy Lambrechts:
Coarse-Grained Reconfigurable Array Architectures. 553-592 - Oscar Gustafsson, Lars Wanhammar:
Arithmetic. 593-637 - Sangjin Hong, Seong-Jun Oh:
Architectures for Particle Filtering. 639-670 - Dake Liu, Jian Wang:
Application Specific Instruction Set DSP Processors. 671-706 - John McAllister:
FPGA-Based DSP. 707-739 - Yang Sun, Kiarash Amiri, Michael Brogioli, Joseph R. Cavallaro:
Application-Specific Accelerators for Communications. 741-777 - Jarmo Takala:
General-Purpose DSP Processors. 779-802 - Olli Vainio:
Mixed Signal Techniques. 803-834 - Tong Zhang, Yangyang Pan, Yiran Li:
DSP Systems Using Three-Dimensional Integration Technology. 835-864
Design Methods and Tools
- Iuliana Bacivarov, Wolfgang Haid, Kai Huang, Lothar Thiele:
Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip. 867-903 - Shuvra S. Bhattacharyya, Ed F. Deprettere, Bart D. Theelen:
Dynamic Dataflow Graphs. 905-944 - Florian Brandner, R. Nigel Horspool, Andreas Krall:
DSP Instruction Set Simulation. 945-974 - Joachim Falk, Christian Haubelt, Christian Zebelein, Jürgen Teich:
Integrated Modeling Using Finite State Machines and Dataflow Graphs. 975-1013 - Björn Franke:
C Compilers and Code Optimization for DSPs. 1015-1040 - Marc Geilen, Twan Basten:
Kahn Process Networks and a Reactive Extension. 1041-1081 - Soonhoi Ha, Hyunok Oh:
Decidable Dataflow Models for Signal Processing: Synchronous Dataflow and Its Extensions. 1083-1109 - Yu Hen Hu, Sun-Yuan Kung:
Systolic Arrays. 1111-1143 - Joachim Keinert, Ed F. Deprettere:
Multidimensional Dataflow Graphs. 1145-1175 - Christoph W. Kessler:
Compiling for VLIW DSPs. 1177-1214 - Rainer Leupers, Weihua Sheng, Jerónimo Castrillón:
Software Compilation Techniques for MPSoCs. 1215-1257 - Bryan E. Olivier:
Embedded C for Digital Signal Processing. 1259-1276 - Keshab K. Parhi, Yanni Chen:
Signal Flow Graphs and Data Flow Graphs. 1277-1302 - Wonyong Sung:
Optimization of Number Representations. 1303-1333 - Sven Verdoolaege:
Polyhedral Process Networks. 1335-1375 - Roger F. Woods:
Mapping Decidable Signal Processing Graphs into FPGA Implementations. 1377-1399
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.