default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroelectronics Journal, Volume 78
Volume 78, August 2018
- Avaneesh K. Dubey
, Rajendra Kumar Nagaria:
Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load. 1-10 - José C. García, Juan A. Montiel-Nelson, Saeid Nooshabadi:
High performance CMOS level up shifter with full-scale 1.2 V output voltage. 11-15 - Shih-Chang Hsia, Jyun-Jia Ciou, Po-Yu Kuo:
A single chip for 4-channel LED dimming driver of 240 W true color display with SPI control. 16-25 - Yuejun Zhang, Dailu Ding, Zhao Pan, Pengjun Wang, Qiaoyan Yu:
An ultra-low power multiplier using multi-valued adiabatic logic in 65 nm CMOS process. 26-34 - Oliver Keszöcze, Philipp Niemann, Arved Friedemann, Rolf Drechsler:
On the complexity of design tasks for Digital Microfluidic Biochips. 35-45 - Pedro Luis Ferrer Penalver, Carmen Leticia Crespillo Torriente, Edmundo S. Braga, Marco Antonio Robert Alves, Paulo Henrique Roesler, Juliano Fujioka Mologni:
Pseudo-analytical model for calculation of flat circular inductors with rectangular cross-section. 46-53 - Rohith Krishnan Pilla, S. Krishnakumar, Reza Hashemian:
A nullor approach to the design of analog circuits for a desirable performance. 54-62 - Rui Ma, Lisha Wang, Dengquan Li, Ruixue Ding, Zhangming Zhu:
A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS. 63-72 - Ali Lashkaripour, Masoud Goharimanesh, Ali Abouei Mehrizi, Douglas Densmore:
An adaptive neural-fuzzy approach for microfluidic droplet size prediction. 73-80 - Hatice Gül Sezgin-Ugranli, Yasin Özçelep:
Investigation of VDMOSFET's switching power dissipation changes under constant electrical stress. 81-87 - Zhaonian Yang, Yuan Yang, Ningmei Yu, Juin J. Liou:
Statically triggered 3×VDD-Tolerant ESD detection circuit in a 90-nm low-voltage CMOS process. 88-93 - Fabian Olivera, Antonio Petraglia:
Static noise margin trade-offs for 6T-SRAM cell sizing in 28 nm UTBB FD-SOI CMOS technology. 94-100 - Songjie Zhao, Zhongliang Pan:
Bandwidth expanding technology for dynamic crosstalk aware single-walled and multi-walled carbon nanotube bundle interconnects. 101-113 - Lianxi Liu, Hao Chen, Tianyuan Hua, Junchao Mu, Zhangming Zhu, Yintang Yang:
A dual mode step-down switched-capacitor DC-DC converter with adaptive switch width modulation. 114-123
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-18 20:34 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
