Explore more resources
Altera® Design Hub
GTS HDMI (High-Definition
Multimedia Interface) Intel® FPGA
IP Release Notes
Online Version 827113
Send Feedback 2024.11.25
Contents
Contents
1. GTS HDMI Intel® FPGA IP Release Notes........................................................................ 3
1.1. GTS HDMI Intel FPGA IP v1.0.0............................................................................... 3
1.2. GTS HDMI Intel FPGA IP v1.0.0............................................................................... 3
1.3. GTS HDMI Intel FPGA IP User Guide Archives............................................................ 4
GTS HDMI (High-Definition Multimedia Interface) Intel® FPGA IP Release Send Feedback
Notes
2
827113 | 2024.11.25
Send Feedback
1. GTS HDMI Intel® FPGA IP Release Notes
If a release note is not available for a specific IP version, the IP has no changes in that
version. For information on IP update releases up to v18.1, refer to the Quartus®
Prime Design Suite Update Release Notes.
Intel® FPGA IP versions match the Quartus Prime Design Suite software versions until
v19.1. Starting in Quartus Prime Design Suite software version 19.2, Intel FPGA IP
has a new versioning scheme.
The Intel FPGA IP version (X.Y.Z) number can change with each Quartus Prime
software version. A change in:
• X indicates a major revision of the IP. If you update the Quartus Prime software,
you must regenerate the IP.
• Y indicates the IP includes new features. Regenerate your IP to include these new
features.
• Z indicates the IP includes minor changes. Regenerate your IP to include these
changes.
Related Information
• GTS HDMI Intel FPGA IP User Guide
• HDMI Intel FPGA IP Release Notes
• Quartus Prime Design Suite Update Release Notes
1.1. GTS HDMI Intel FPGA IP v1.0.0
Table 1. v1.0.0 2024.11.25
Quartus Prime Description Impact
Version
24.3 Enabled the Transceiver Analog Parameters option. Background Reduction in redundant
improvements to timing and warning. Design example capable of compilation warnings.
simulation and compilation (synthesis, fitter, and timing) only. Improvement in timing result.
1.2. GTS HDMI Intel FPGA IP v1.0.0
Table 2. v1.0.0 2024.07.08
Quartus Prime Description Impact
Version
24.2 Initial release. Design example advance support for static rate. —
Design example capable of simulation and compilation (synthesis,
fitter, and timing) only.
© Altera Corporation. Altera, the Altera logo, the ‘a’ logo, and other Altera marks are trademarks of Altera
Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current
specifications in accordance with Altera’s or Intel's standard warranty as applicable, but reserves the right to ISO
make changes to any products and services at any time without notice. Altera and Intel assume no 9001:2015
responsibility or liability arising out of the application or use of any information, product, or service described Registered
herein except as expressly agreed to inwriting by Altera or Intel. Altera and Intel customers are advised to
obtain the latest version of device specifications before relying on any published information and before placing
orders for products or services.
*Other names and brands may be claimed as the property of others.
1. GTS HDMI Intel® FPGA IP Release Notes
827113 | 2024.11.25
1.3. GTS HDMI Intel FPGA IP User Guide Archives
For the latest and previous versions of this user guide, refer to GTS HDMI Intel FPGA
IP User Guide. If an IP or software version is not listed, the user guide for the previous
IP or software version applies.
IP versions are the same as the Quartus Prime Design Suite software versions up to
v19.1. From Quartus Prime Design Suite software version 19.2 or later, IP cores have
a new IP versioning scheme.
GTS HDMI (High-Definition Multimedia Interface) Intel® FPGA IP Release Send Feedback
Notes
4
