[go: up one dir, main page]

0% found this document useful (0 votes)
68 views13 pages

MIC Micro

Mic micro

Uploaded by

Yash Sawant
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
68 views13 pages

MIC Micro

Mic micro

Uploaded by

Yash Sawant
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 13

Sahyadri Shikshan Santha’s

SAHYADRI POLYTECHNIC SAWARDE

A
MICRO PROJECT
ON
_____________________________________________________
Submitted To
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

IN THE PARTIAL FULFILLMENT OF THE REQUIRMENT FOR DIPLOMA


IN COMPUTER ENGINEERING / INFORMATION ECHNOLOGY

SUBMITTED BY

MR./Miss: SHIGWAN NISHIGANDHA ANANT

MR.SAWANT YASH MANGESH

MR. KHAN MOHAMMED SUZAN S.

MR. DABHOLKAR SANCHIT SACHIN

UNDER THE GUINDANCE OF

Kazi H.S.

2024-2025
SAHYADRI POLYTECHNIC SAWARDE
MICRO PROJECT
Academic Year: 2024-2025

TITLE OF PROJECT
Analyze the functional block of 8086 microprocessors

Program: CO Program Code:4th


Course: MIC Course Code:22415
Group Details:
TITLE OF PROJECT: Analyze the functional block of 8086
microprocessors
Sr Name of group members Roll Enrollment Seat
No Number Number Number
1 SHIGWAN NISHIGANDHA 2409 2201080289
ANANT
2 SAWANT YASH MANGESH 2410 2201080290
3 KHAN MOHAMMED SUZAN 2411 2201080291
S.
4 DABHOLKAR SANCHIT 2412 2201080292
SACHIN
Name of Guide: kazi H.S.
MAHARASHTRA STATE BOARD TECHNICAL
EDUCATION
Certificate
This is to certify that
Miss. SHIGWAN NISHIGANDHA ANANT

Mr. SAWANT YASH MANGESH

Mr KHAN MOHAMMED SUZAN S.

Mr. DABHOLKAR SANCHIT SACHIN

Of 4th semester diploma in Computer Engineering / Information Technology of


Sahyadri polytechnic Sawarde (Code:0108) has completed the Micro Project
satisfactory in subject MIC(22415) for the academic year 2024-25 as prescribed in
the curriculum.

Place: Sawarde Enrollment Number: 2201080289


2201080290
2201080291
2201080292
Date: _______________ Exam Seat No:

Subject Teacher HOD principal


Micro Project Report

 Actual Resources Used:


Sr Name of Resource/
Specification QTY Remark
No Material
Computer system 16 GB RAM, 1
1)
Windows 11
Internet Chatgpt /
2)
wikipedia
Text book Software 1
3)
engineering
Annexure-I
1.0 Aims/Benefits of the micro project
The microprocessor is the main component of the computer where 8086 is the
base of all upward developed processors till current processors. This course will
cover the basics of 8086 and its architecture along with instruction set, assembly
language programming with effective use of the procedure, and macros. This
course also covers architectural issues such as instruction set programs and data
types. On top of that, the students are also introduced to the increasingly
important area of parallel organization. This subject serves as a basis to develop
hardware-related projects. This course will enable the students to inculcate
assembly language programming concepts and methodology to solve problems.

2.0 Course outcome addressed.


Analyze the functional block of 8086 microprocessors

3.0 Proposed methodology


In this project, we know about the functional block of 8086
microprocessors.

4.0 Resources used


Sr. no. Name of resource material Specificions Quantity

1 textbook Basic Electronics (22225) 1

2 internet Wikipedia

3 PC windows 11 1
Annexure-II
Micro-Project Report

Analyze the functional block of 8086 microprocessors

1.0 Brief Description:-


The 8086 is a sixteen-bit microprocessor. The term sixteen-bit means that its
arithmetic logic unit, its inner registers, and the maximum of its commands are
meant to work with sixteen-bit binary statistics. The 8086 has a sixteen-bit
statistics bus, so it may read data from or write data to memory and ports both
sixteen bits or eight bits at a time. The 8086 has a 20 bit deal with bus, so it may
deal with any one of 220, or 1,048,576 memory locations. 8086 CPU is split into 2
unbiased useful components to hurry up the processing specifically BIU (Bus
interface unit) & EU (execution unit).
The functional block diagram of 8086 is split into functional units.
(1) Bus Interface Unit and

(2) Execution Unit They are defined below.

1. Bus Interface Unit:


Bus Interface Unit is a gate (enhance) interface among peripheral devices and
processors. Through the bus interface only, the processor can transfer and obtain
data. The bus interface unit contains

(a) Instruction Queue

(b) Segment Registers

(c) Instruction Pointers

(a) Instruction Queue In 8086 Processor, the instruction queue is a six-byte


register used to keep everlasting data from the Input/Output (I/O) devices or
processor. The queue operates withinside the precept of First In First Out (FIFO)
precept. i.e., the primary data is fetched, and data might be taken out first.

(b) Segment Register: In the 8086 Processor, there are 4 phase registers. They are
ES – Extra Segment

CS – Code Segment

DS – Data Segment

SS – Stack Segment

The most memory access of the 8086 processor is 1 MB. Each section has a few
predefined functions. In the 8086 processor, every phase has a potential of sixty-
four KB. So the 4 segments will save 256 KB of memory places. The remaining
memory places are free and in those places, the user can carry out every other
process. These 4 phase registers will preserve the bottom address of the
corresponding section.

(c) Instruction Pointer (IP): The instruction pointer will deliver the subsequent
address of the instruction to be executed. Instruction Point can't be used for
different purposes.

2. Execution Unit:
The execution unit contains

(a) Control Unit

(b) Instruction Decoders

(c) ALU

(d) General Purpose Registers

(e) Flag Registers

Address Generation: The I/O processor can acquire data from the memory only if
those data have to is going out via the address generation.

General Purpose Registers: AX, BX, CX, DX, SP, BP, SI, DI are General Purpose
Registers.

1. AX register (Accumulator): AX register can keep sixteen-bit data only.

2. BX register: BX register is the bottom register. It is used to keep the bottom


data (value).
3. CX register: CX register is a code register (Count Register)

4. DX Register: DX register is the data register. DX register is used to store data.

5. SP (Stack Pointer): Stack Pointer maintains the top of the stack. The stack
pointer operates withinside the principle of Last In First Out (LIFO). Since one
region can store only eight-bit data, with the purpose to store sixteen-bit data,
memory places are needed. So the stack pointer will decrease via way of means
of memory places if data is taken.

6. BP (Base Pointer): A base pointer is used to keep the base address of the
memory or stack. 7. SI (Source Index): Source Index is used to keep the index
value of the supplied operand for string instructions. 8. DI (Destination Index): DI
is used to maintain the index value of the destination operand for string
instructions. General cause registers are used for containing data, intermediate
results, counters, mode of address, and additionally for storing powerful
addresses.

Flag Registers:
The 3 control flags are,

1. Trap Flag (TF)

2. Interrupt flag (IF)

3. Direction Flag (DF)

1. Trap Flag (TP): It is used for single-step control. It lets the user execute one
guidance of program at a time for debugging. When entice flag is set, the program
may be run in unmarried step mode.
2. Interrupt Flag (IF): It is an interrupt enable/disable flag. If it's far set, the
maskable interrupt of 8086 is enabled and if it's far reset, the interrupt is
disabled. It may be set with the aid of using executing guidance take a seat down
and may be cleared with the aid of using executing CLI instruction.

3. Direction Flag (DF): It is utilized in string operation. If it's far set, string bytes
are accessed from a better reminiscence address to decrease the memory
address. When it's far reset, the string bytes are accessed from decreased
memory address to a better memory address.

Instruction Format

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

U U U U CF DF IF TF SF ZF U AF U PF V CF

Symbolic Representation;

2.0 Actual Resources Used

Sr. no. Name of resource material Specificions Quantity

1 textbook Basic Electronics (22225) 1

2 internet Wikipedia

3 PC windows 11 1
3.0 Outputs of the Micro-Projects
In this micro project, we get all information about the functional block of 8086
microprocessors It became the first 16-bit processor having 16-bit ALU, 16-bit
registers, inner facts bus, and 16-bit outside data bus resulting in quicker
processing.

4.0 Skill Developed / Learning outcomes of this Micro-Project


a.Computer skills increase.

b.Communication skills improved.

5.0 Applications of this Micro-Project


Intel 8086 microprocessor is the improved model of the Intel 8085
microprocessor. It turned into the design with the aid of using Intel in 1976. The
8086 microprocessor is a16-bit, N-channel, HMOS microprocessor. Where the
HMOs are used for "High-speed Metal Oxide Semiconductor"

6.0Conclusion
The microprocessor is the main component of the computer where 8086 is the
base of all upward developed processors till current processors. This course will
cover the basics of 8086 and its architecture along with instruction set, assembly
language programming with effective use of the procedure, and macros. This
course also covers architectural issues such as instruction set programs and data
types.
Evaluation Sheet for the Micro Project
Name of Student :- Enrollment No:-

SHIGWAN NISHIGANDHA ANANT 2201080289

SAWANT YASH MANGESH 2201080290

KHAN MOHAMMED SUZAN S. 2201080291

DABHOLKAR SANCHIT SACHIN 2201080292

Name of Program: CO Semester:4th


Course Title:-MIC Code:22415
Title of Micro Project:- Analyze the functional block of 8086 microprocessors
Course Outcomes Achieved 1

Poor Average Good Excellent


Sr
Characteristics to be assessed (Marks 1- (Marks4- (Marks 6- (Marks 9-
No
3) 5) 8) 10)
1 Relevance to the course
2 Literature survey / Information collection
3 Completion of the target as per project proposal
4 Analysis of data and representation
5 Quality of prototype / Model
6 Report Presentation
(A) Process and Product Assessment (Convert above total marks out of 6 marks)
8 Presentation
9 Viva
(B) Individual Presentation /Viva (Convert above total marks out of 4 marks)

(A) Process (B) Individual Presentation / Viva (4 Total marks


and Product Assessment (6 marks) marks) 10

Comments/Suggestions above team work/leadership/inter-personal communication (if any)

Name and designation of the Teacher

Dated Signature:

You might also like