[go: up one dir, main page]

0% found this document useful (0 votes)
11 views36 pages

CC 1120

Download as pdf or txt
Download as pdf or txt
Download as pdf or txt
You are on page 1/ 36

Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015

CC1120 High-Performance RF Transceiver for Narrowband Systems


1 Device Overview

1.1
1
Features
• High-Performance, Single-Chip Transceiver • Automatic Output Power Ramping
– Adjacent Channel Selectivity: • Configurable Data Rates: 0 to 200 kbps
64 dB at 12.5-kHz Offset • Supported Modulation Formats: 2-FSK,
– Blocking Performance: 91 dB at 10 MHz 2-GFSK, 4-FSK, 4-GFSK, MSK, OOK
– Excellent Receiver Sensitivity: • WaveMatch: Advanced Digital Signal Processing
• –123 dBm at 1.2 kbps for Improved Sync Detect Performance
• –110 dBm at 50 kbps • RoHS-Compliant 5-mm × 5-mm No-Lead QFN
• –127 dBm Using Built-in Coding Gain 32-Pin Package (RHB)
– Very Low Phase Noise: • Regulations – Suitable for Systems Targeting
–111 dBc/Hz at 10-kHz Offset Compliance With
• Suitable for Systems Targeting ETSI Category 1 – Europe: ETSI EN 300 220, ETSI EN 54-25
Compliance in 169-MHz and 433-MHz Bands – US: FCC CFR47 Part 15, FCC CFR47 Part 90,
• High Spectral Efficiency (9.6 kbps in 12.5-kHz 24, and 101
Channel in Compliance With FCC Narrowbanding – Japan: ARIB RCR STD-T30, ARIB STD-T67,
Mandate) ARIB STD-T108
• Separate 128-Byte RX and TX FIFOs • Peripherals and Support Functions
• Support for Seamless Integration With the CC1190 – Enhanced Wake-On-Radio (eWOR)
Device for Increased Range Giving up to 3-dB Functionality for Automatic Low-Power Receive
Improvement in Sensitivity and up to +27-dBm Polling
Output Power – Includes Functions for Antenna Diversity
• Power Supply Support
– Wide Supply Voltage Range (2.0 V to 3.6 V) – Support for Retransmissions
– Low Current Consumption: – Support for Automatic Acknowledge of Received
• RX: 2 mA in RX Sniff Mode Packets
• RX: 17 mA Peak Current in Low-Power – TCXO Support and Control, Also in Power
Mode Modes
• RX: 22 mA Peak Current in – Automatic Clear Channel Assessment (CCA) for
High-Performance Mode Listen-Before-Talk (LBT) Systems
• TX: 45 mA at +14 dBm – Built-in Coding Gain Support for Increased
Range and Robustness
– Power Down: 0.12 μA
(0.5 μA With eWOR Timer Running) – Digital RSSI Measurement
• Programmable Output Power up to +16 dBm With – Temperature Sensor
0.4-dB Step Size

1.2 Applications
• Narrowband Ultra-Low-Power Wireless Systems • IEEE 802.15.4g Systems
With Channel Spacing Down to • Home and Building Automation
12.5 kHz • Wireless Alarm and Security Systems
• 169-, 315-, 433-, 868-, 915-, 920-, 950-MHz • Industrial Monitoring and Control
ISM/SRD Band
• Wireless Healthcare Applications
• Wireless Metering and Wireless Smart Grid
(AMR and AMI) • Wireless Sensor Networks and Active RFID
• Private Mobile Radios

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

1.3 Description
The CC1120 device is a fully integrated single-chip radio transceiver designed for high performance at
very low-power and low-voltage operation in cost-effective wireless systems. All filters are integrated, thus
removing the need for costly external SAW and IF filters. The device is mainly intended for Industrial,
Scientific, and Medical (ISM) applications and Short Range Device (SRD) frequency bands at
164 to 192 MHz, 274 to 320 MHz, 410 to 480 MHz, and 820 to 960 MHz.
The CC1120 device provides extensive hardware support for packet handling, data buffering, burst
transmissions, clear channel assessment, link quality indication, and wake-on-radio. The main operating
parameters of the CC1120 device can be controlled through an SPI interface. In a typical system, the
CC1120 device is used with a microcontroller and only a few external passive components.

Device Information (1)


PART NUMBER PACKAGE BODY SIZE (NOM)
CC1120 VQFN (32) 5.00 mm × 5.00 mm
(1) For more information, see Section 8, Mechanical Packaging and Orderable Information

1.4 Functional Block Diagram


Figure 1-1 shows the system block diagram of the CC1120 device.

CC112X

MARC CSn (chip select)


SPI
(optional 32kHz Ultra low power 32kHz 4k byte Main Radio Control Unit
Power on reset Serial configuration
clock intput) auto-calibrated RC oscillator ROM Ultra low power 16 bit
and data interface
MCU

SI (serial input)

System bus Interrupt and SO (serial output)


IO handler

SCLK (serial clock)

eWOR 256 byte


Battery sensor / Configuration and Packet handler
Enhanced ultra low power FIFO RAM
temp sensor status registers and FIFO control (optional GPIO0-3)
Wake On Radio timer buffer

RF and DSP frontend


Output power ramping and OOK / ASK modulation (optional autodetected
external XOSC / TCXO)

14dBm high I
XOSC_Q1
Modulator

PA
efficiency PA Fully integrated Fractional-N Data interface with XOSC
Frequency Synthesizer signal chain access
Q XOSC_Q2

90dB dynamic
LNA_P ifamp
range ADC (optional bit clock)
Channel

Cordic

Highly flexible FSK / OOK


filter

High linearity
LNA demodulator
(optional low jitter serial
90dB dynamic data output for legacy
LNA_N ifamp
range ADC protocols)

AGC
(optional GPIO for Automatic Gain Control, 60dB VGA range
antenna diversity) RSSI measurements and carrier sense detection

Figure 1-1. Functional Block Diagram

2 Device Overview Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

Table of Contents
1 Device Overview ......................................... 1 4.14 Thermal Resistance Characteristics for RHB
1.1 Features .............................................. 1 Package ............................................. 15
1.2 Applications ........................................... 1 4.15 Timing Requirements ............................... 16
1.3 Description ............................................ 2 4.16 Regulatory Standards ............................... 16
1.4 Functional Block Diagram ............................ 2 4.17 Typical Characteristics .............................. 17
2 Revision History ......................................... 4 5 Detailed Description ................................... 20
3 Terminal Configuration and Functions .............. 5 5.1 Block Diagram....................................... 20
3.1 Pin Diagram .......................................... 5 5.2 Frequency Synthesizer .............................. 20
3.2 Pin Configuration ..................................... 6 5.3 Receiver ............................................. 21
4 Specifications ............................................ 7 5.4 Transmitter .......................................... 21
Absolute Maximum Ratings ................................. 7 5.5 Radio Control and User Interface ................... 21
4.1 ESD Ratings .......................................... 7 5.6 Enhanced Wake-On-Radio (eWOR) ................ 21
4.2 Recommended Operating Conditions (General 5.7 Sniff Mode ........................................... 22
Characteristics) ....................................... 7 5.8 Antenna Diversity ................................... 22
4.3 RF Characteristics .................................... 7 5.9 WaveMatch .......................................... 23
4.4 Power Consumption Summary ....................... 8 6 Application, Implementation, and Layout ......... 24
4.5 Receive Parameters .................................. 9 6.1 Application Information .............................. 24
4.6 Transmit Parameters ................................ 12 7 Device and Documentation Support ............... 26
4.7 PLL Parameters ..................................... 13 7.1 Device Support ...................................... 26
4.8 32-MHz Clock Input (TCXO) ....................... 14 7.2 Documentation Support ............................. 27
4.9 32-MHz Crystal Oscillator ........................... 14 7.3 Trademarks.......................................... 27
4.10 32-kHz Clock Input .................................. 14 7.4 Electrostatic Discharge Caution ..................... 27
4.11 32-kHz RC Oscillator ............................... 15 7.5 Glossary ............................................. 27
4.12 I/O and Reset ....................................... 15 8 Mechanical Packaging and Orderable
4.13 Temperature Sensor ................................ 15 Information .............................................. 28

Copyright © 2011–2015, Texas Instruments Incorporated Table of Contents 3


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

2 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (September 2014) to Revision H Page


• Moved storage temperature range back to Absolute Maximum Ratings table ............................................... 7
• Updated the formatting of the Specifications section ........................................................................... 7
• Changed clock frequency minimum value FROM: 32 MHz TO: 31.25 MHz in 32-MHz Clock Input (TCXO) .......... 14
• Added clock frequency typical value of 32 MHz to 32-MHz Clock Input (TCXO) .......................................... 14
• Changed crystal frequency minimum value FROM: 32 MHz TO: 31.25 MHz in the 32-MHz Crystal Oscillator table . 14
• Added crystal frequency typical value of 32 MHz in the 32-MHz Crystal Oscillator table ................................. 14
• Changed table title FROM: Wakeup and Timing TO: Timing Requirements ............................................... 16

Changes from Revision F (July 2014) to Revision G Page


• Added "Ambient" to the temperature range condition and removed Tj from Temperature range ......................... 7
• Added data to TCXO table ......................................................................................................... 14

4 Revision History Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

3 Terminal Configuration and Functions


3.1 Pin Diagram
Figure 3-1 shows pin names and locations for the CC1120 device.

25 AVDD_PFD_CHP
26 DCPL_PFD_CHP
27 AVDD_SYNTH2
28 AVDD_XOSC
DCPL_XOSC
32 EXT_XOSC
XOSC_Q2

30 XOSC_Q1
29
31
VDD_GUARD 1 24 LPF1
RESET_N 2 23 LPF0
GPIO3 3 22 AVDD_SYNTH1

GPIO2 4 21 DCPL_VCO
DVDD 5 CC1120 20 LNA_N

DCPL 6 19 LNA_P
SI 7 GND 18 TRX_SW
GROUND PAD
SCLK 8 17 PA
15
16
14
10

13
11
12
9

DVDD

AVDD_IF

RBIAS

N.C.
SO (GPIO1)

GPIO0
CSn

AVDD_RF

Figure 3-1. Package 5-mm × 5-mm QFN

Copyright © 2011–2015, Texas Instruments Incorporated Terminal Configuration and Functions 5


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

3.2 Pin Configuration


The following table lists the pinout configuration for the CC1120 device.
PIN
TYPE DESCRIPTION
NO. NAME
1 VDD_GUARD Power 2.0–3.6 V VDD
2 RESET_N Digital input Asynchronous, active-low digital reset
3 GPIO3 Digital I/O General-purpose I/O
4 GPIO2 Digital I/O General-purpose I/O
5 DVDD Power 2.0–3.6 VDD to internal digital regulator
6 DCPL Power Digital regulator output to external decoupling capacitor
7 SI Digital input Serial data in
8 SCLK Digital input Serial data clock
9 SO(GPIO1) Digital I/O Serial data out (general-purpose I/O)
10 GPIO0 Digital I/O General-purpose I/O
11 CSn Digital input Active-low chip select
12 DVDD Power 2.0–3.6 V VDD
13 AVDD_IF Power 2.0–3.6 V VDD
14 RBIAS Analog External high-precision resistor
15 AVDD_RF Power 2.0–3.6 V VDD
16 N.C. — Not connected
17 PA Analog Single-ended TX output (requires DC path to VDD)
TX and RX switch. Connected internally to GND in TX and floating
18 TRX_SW Analog
(high-impedance) in RX.
19 LNA_P Analog Differential RX input (requires DC path to ground)
20 LNA_N Analog Differential RX input (requires DC path to ground)
21 DCPL_VCO Power Pin for external decoupling of VCO supply regulator
22 AVDD_SYNTH1 Power 2.0–3.6 V VDD
23 LPF0 Analog External loop filter components
24 LPF1 Analog External loop filter components
25 AVDD_PFD_CHP Power 2.0–3.6 V VDD
26 DCPL_PFD_CHP Power Pin for external decoupling of PFD and CHP regulator
27 AVDD_SYNTH2 Power 2.0–3.6 V VDD
28 AVDD_XOSC Power 2.0–3.6 V VDD
29 DCPL_XOSC Power Pin for external decoupling of XOSC supply regulator
Crystal oscillator pin 1 (must be grounded if a TCXO or other external
30 XOSC_Q1 Analog
clock connected to EXT_XOSC is used)
Crystal oscillator pin 2 (must be left floating if a TCXO or other
31 XOSC_Q2 Analog
external clock connected to EXT_XOSC is used)
Pin for external clock input (must be grounded if a regular crystal
32 EXT_XOSC Digital input
connected to XOSC_Q1 and XOSC_Q2 is used)
— GND Ground pad The ground pad must be connected to a solid ground plane.

6 Terminal Configuration and Functions Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

4 Specifications
All measurements performed on CC1120EM_868_915 rev.1.0.1, CC1120EM_955 rev.1.2.1,
CC1120EM_420_470 rev.1.0.1, or CC1120EM_169 rev.1.2.

Absolute Maximum Ratings


over operating free-air temperature range (unless otherwise noted) (1) (2)
MIN MAX UNIT
Supply voltage (VDD, AVDD_x) All supply pins must have the same voltage –0.3 3.9 V
Input RF level +10 dBm
Voltage on any digital pin Max 3.9 V –0.3 VDD + 0.3 V
Voltage on analog pins (including DCPL pins) –0.3 2.0 V
Storage temperature, Tstg –40 125 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under general characteristics is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Stresses beyond those listed
under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of
the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to VSS unless otherwise noted.

4.1 ESD Ratings


VALUE UNIT
Electrostatic Human body model (HBM), per ANSI/ESDA/JEDEC JS001 (1) ±2 kV
VESD discharge (ESD) (2)
performance Charged device model (CDM), per JESD22-C101 All pins ±500 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

4.2 Recommended Operating Conditions (General Characteristics)


over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
Voltage supply range All supply pins must have the same voltage 2.0 3.6 V
Voltage on digital inputs 0 VDD V
Ambient temperature range –40 85 °C

4.3 RF Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
820 960
410 480
See SWRA398, Using the CC112x/CC1175 at 274 to
(273.3) (320)
Frequency bands 320 MHz, for more information MHz
164 192
Contact TI for more information about the use of these (205) (240)
frequency bands (136.7) (160)
In 820–950 MHz band 30
Frequency resolution In 410–480 MHz band 15 Hz
In 164–192 MHz band 6
Packet mode 0 200
Data rate kbps
Transparent mode 0 100
Data rate step size 1e-4 bps

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 7


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

4.4 Power Consumption Summary


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
CURRENT CONSUMPTION: STATIC MODES
0.12 1
Power down with retention µA
Low-power RC oscillator running 0.5
XOFF mode Crystal oscillator / TCXO disabled 170 µA
Clock running, system waiting with no radio
IDLE mode 1.3 mA
activity
CURRENT CONSUMPTION, TRANSMIT MODES
TX current consumption +10 dBm 37 mA
950-MHz band (high-performance mode)
TX current consumption 0 dBm 26 mA
TX current consumption +14 dBm 868-, 915-, and 920-MHz bands (high- 45 mA
TX current consumption +10 dBm performance mode) 34 mA
TX current consumption +15 dBm 50 mA
TX current consumption +14 dBm 434-MHz band (high-performance mode) 45 mA
TX current consumption +10 dBm 34 mA
TX current consumption +15 dBm 54 mA
TX current consumption +14 dBm 169-MHz band (high-performance mode) 49 mA
TX current consumption +10 dBm 41 mA
(1)
LOW-POWER MODE
TX current consumption +10 dBm 32 mA
CURRENT CONSUMPTION, RECEIVE MODE (HIGH-PERFORMANCE MODE) (1)
1.2 kbps, 4-byte preamble Using RX sniff mode, where the receiver 2
RX wait for sync wakes up at regular intervals to look for an mA
38.4 kbps, 4-byte preamble incoming packet (2) 13.4
433-, 868-, 915-, 920-, and
Peak current consumption during packet 22
RX peak current 950–MHz bands mA
reception at the sensitivity threshold
169-MHz band 23
Average current consumption
50 kbps, 5-byte preamble, 40-kHz RC
Check for data packet every 1 second using Wake 15 µA
oscillator used as sleep timer
on Radio
CURRENT CONSUMPTION, RECEIVE MODE (LOW-POWER MODE) (1)
RX peak current
Peak current consumption during packet
Low-power RX 1.2 kbps 17 mA
reception at the sensitivity level
mode
(1) TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated.
(2) See the sniff mode design note for more information (SWRA428).

8 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

4.5 Receive Parameters


All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
GENERAL RECEIVE PARAMETERS (HIGH-PERFORMANCE MODE) (1)
Saturation +10 dBm
Digital channel filter programmable bandwidth 8 200 kHz
IIP3, normal mode At maximum gain –14 dBm
IIP3, high linearity mode Using 6-dB gain reduction in front end –8 dBm
With carrier sense detection enabled and assuming
±12%
Data rate offset tolerance 4-byte preamble
With carrier sense detection disabled ±0.2%

Spurious 1–13 GHz (VCO leakage at 3.5 GHz) Radiated emissions measured according to –56
dBm
emissions 30 MHz to 1 GHz ETSI EN 300 220, fc = 869.5 MHz < –57
60 + j60 /
868-, 915-, and 920-MHz bands
30 + j30
Optimum
100 + j60 /
source 433-MHz band (Differential or single-ended RX configurations) Ω
50 + j30
impedance
140 + j40 /
169-MHz band
70 + j20
RX PERFORMANCE IN 950-MHZ BAND (HIGH-PERFORMANCE MODE) (2)
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4) –120
1.2 kbps, DEV = 20 kHz CHF = 50 kHz (4) –114

Sensitivity (3) 50 kbps 2GFSK, DEV = 25 kHz, dBm


–107
CHF = 100 kHz (4)
200 kbps, DEV = 83 kHz (outer symbols),
–100
CHF = 200 kHz (4), 4GFSK (5)
± 12.5 kHz (adjacent channel) 51
± 25 kHz (alternate channel) 52
1.2 kbps 2FSK, 12.5-kHz channel
separation, 4-kHz deviation, ± 1 MHz 73
10-kHz channel filter
± 2 MHz 76
± 10 MHz 81
± 50 kHz (adjacent channel) 47
+ 100 kHz (alternate channel) 48
1.2 kbps 2FSK, 50-kHz channel
separation, 20-kHz deviation, ± 1 MHz 69
50-kHz channel filter
± 2 MHz 71
Blocking ± 10 MHz 78
and dB
Selectivity ± 200 kHz (adjacent channel) 43
50 kbps 2GFSK, 200-kHz channel ± 400 kHz (alternate channel) 51
separation, 25-kHz deviation,
± 1 MHz 62
100-kHz channel filter (Same modulation
format as 802.15.4g Mandatory Mode) ± 2 MHz 65
± 10 MHz 71
± 200 kHz (adjacent channel) 37
± 400 kHz (alternate channel) 44
200 kbps 4GFSK, 83-kHz deviation (outer
± 1 MHz 55
symbols), 200-kHz channel filter, zero IF
± 2 MHz 58
± 10 MHz 64

(1) TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated.


(2) TA = 25°C, VDD = 3.0 V if nothing else stated.
(3) Sensitivity can be improved if the TX and RX matching networks are separated.
(4) DEV is short for deviation, CHF is short for Channel Filter Bandwidth
(5) BT = 0.5 is used in all GFSK measurements

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 9


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

Receive Parameters (continued)


All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RX PERFORMANCE IN 868-, 915-, AND 920-MHZ BANDS (HIGH-PERFORMANCE MODE) (2)
300 bps with coding gain (using a PN spreading
sequence with 4 chips per data bit) DEV = 4 kHz –127
CHF = 10 kHz (4)
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4) –123
1.2 kbps, DEV = 10 kHz CHF = 42 kHz (4) –120
1.2 kbps, DEV = 20 kHz CHF = 50 kHz (4) –117
Sensitivity dBm
4.8 kbps OOK –114
38.4 kbps, DEV = 20 kHz CHF = 100 kHz (4) –110
50 kbps 2GFSK, DEV = 25 kHz,
–110
CHF = 100 kHz (4)
200 kbps, DEV = 83 kHz (outer symbols),
–103
CHF = 200 kHz (4), 4GFSK
± 12.5 kHz (adjacent channel) 54
± 25 kHz (alternate channel) 54
1.2-kbps 2-FSK, 12.5-kHz channel
separation, 4-kHz deviation, ± 1 MHz 75
10-kHz channel filter
± 2 MHz 79
± 10 MHz 87

1.2-kbps 2-FSK, 12.5-kHz channel ± 1 kHz 78


separation, using settings optimized for ± 2 kHz 82
blocking performance
(3-kHz deviation, 7.8-kHz channel filter, ± 8 MHz 88
minimum loop bandwidth) ± 10 MHz 88
± 50 kHz (adjacent channel) 48
+ 100 kHz (alternate channel) 48
1.2-kbps 2-FSK, 50-kHz channel
separation, 20-kHz deviation, ± 1 MHz 69
50-kHz channel filter
± 2 MHz 74
± 10 MHz 81
Blocking
and + 100 kHz (adjacent channel) 42 dB
Selectivity
± 200 kHz (alternate channel) 43
38.4-kbps 2-GFSK, 100-kHz channel
separation, 20-kHz deviation, 100-kHz ± 1 MHz 62
channel filter
± 2 MHz 66
± 10 MHz 74
± 200 kHz (adjacent channel) 43
50-kbps 2-GFSK, 200-kHz channel
± 400 kHz (alternate channel) 50
separation, 25-kHz deviation, 100-kHz
channel filter ± 1 MHz 61
(Same modulation format as 802.15.4g
± 2 MHz 65
Mandatory Mode)
± 10 MHz 74
± 200 kHz (adjacent channel) 36
± 400 kHz (alternate channel) 44
200-kbps 4-GFSK, 83-kHz deviation (outer
± 1 MHz 55
symbols), 200-kHz channel filter, zero IF
± 2 MHz 59
± 10 MHz 67
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4), image at
Image rejection (image compensation enabled) 54 dB
–125 kHz

10 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

Receive Parameters (continued)


All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RX PERFORMANCE IN 434-MHZ BAND (HIGH-PERFORMANCE MODE) (2)
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4) –123
50 kbps 2GFSK, DEV = 25 kHz,
Sensitivity –109 dBm
CHF = 100 kHz
(4)
1.2 kbps, DEV = 20 kHz CHF = 50 kHz –116
± 12.5 kHz (adjacent channel) 60
± 25 kHz (alternate channel) 60
1.2 kbps 2FSK, 12.5-kHz channel
separation, 4-kHz deviation, ± 1 MHz 79
10-kHz channel filter
± 2 MHz 82
± 10 MHz 91
± 50 kHz (adjacent channel) 54
+ 100 kHz (alternate channel) 54
Blocking 1.2 kbps 2FSK, 50-kHz channel
and separation, 20-kHz deviation, ± 1 MHz 74 dB
Selectivity 50-kHz channel filter
± 2 MHz 78
± 10 MHz 86
+ 100 kHz (adjacent channel) 47
± 200 kHz (alternate channel) 50
38.4 kbps 2GFSK, 100-kHz channel
separation, 20-kHz deviation, ± 1 MHz 67
100-kHz channel filter
± 2 MHz 71
± 10 MHz 78
(2)
RX PERFORMANCE IN 169-MHZ BAND (HIGH-PERFORMANCE MODE)
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4) –123
Sensitivity dbm
1.2 kbps, DEV = 20 kHz CHF = 50 kHz (4) –117
± 12.5 kHz (adjacent channel) 64
± 25 kHz (alternate channel) 66
1.2 kbps 2FSK, 12.5-kHz channel
separation, 4-kHz deviation, ± 1 MHz 82
10-kHz channel filter
± 2 MHz 83
Blocking ± 10 MHz 89
and dB
Selectivity ± 50 kHz (adjacent channel) 60
+ 100 kHz (alternate channel) 60
1.2 kbps 2FSK, 50-kHz channel
separation, 20-kHz deviation, ± 1 MHz 76
50-kHz channel filter
± 2 MHz 77
± 10 MHz 83
Spurious 1.2 kbps 2FSK, 12.5-kHz channel
response separation, 4-kHz deviation, 70 dB
rejection 10-kHz channel filter
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4), image at
Image rejection (image compensation enabled) 66 dB
–125 kHz

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 11


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

Receive Parameters (continued)


All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RX PERFORMANCE IN LOW-POWER MODE (1)
1.2 kbps, DEV = 4 kHz CHF = 10 kHz (4) –111
38.4 kbps, DEV = 50 kHz CHF = 100 kHz (4) –99
Sensitivity dBm
50 kbps 2GFSK, DEV = 25 kHz,
–99
CHF = 100 kHz (4)
± 12.5 kHz (adjacent channel) 46
± 25 kHz (alternate channel) 46
1.2 kbps 2FSK, 12.5-kHz channel
separation, 4-kHz deviation, ± 1 MHz 73
10-kHz channel filter
± 2 MHz 78
± 10 MHz 79
± 50 kHz (adjacent channel) 43
+ 100 kHz (alternate channel) 45
1.2 kbps 2FSK, 50-kHz channel
separation, 20-kHz deviation, ± 1 MHz 71
50-kHz channel filter
± 2 MHz 74
Blocking ± 10 MHz 75
and dB
Selectivity + 100 kHz (adjacent channel) 37
+ 200 kHz (alternate channel) 43
38.4 kbps 2GFSK, 100-kHz channel
separation, 20-kHz deviation, 100-kHz ± 1 MHz 58
channel filter
± 2 MHz 62
+ 10 MHz 64
+ 200 kHz (adjacent channel) 43
50 kbps 2GFSK, 200-kHz channel
+ 400 kHz (alternate channel) 52
separation, 25-kHz deviation, 100-kHz
channel filter ± 1 MHz 60
(Same modulation format as 802.15.4g
± 2 MHz 64
Mandatory Mode)
± 10 MHz 65
Saturation +10 dBm

4.6 Transmit Parameters


TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
At 950 MHz +12
At 915- and 920-MHz +14
At 915- and 920-MHz with VDD = 3.6 V +15
At 868 MHz +15
Maximum output power At 868 MHz with VDD = 3.6 V +16 dBm
At 433 MHz +15
At 433 MHz with VDD = 3.6 V +16
At 169 MHz +15
At 169 MHz with VDD = 3.6 V +16
Within fine step size range –11
Minimum output power dBm
Within coarse step size range –40
Output power step size Within fine step size range 0.4 dB
4-GFSK 9.6 kbps in 12.5-kHz channel, measured in
100-Hz bandwidth at 434 MHz (FCC Part 90 Mask D –75
compliant)
Adjacent channel power dBc
4-GFSK 9.6 kbps in 12.5-kHz channel, measured in
–58
8.75-kHz bandwidth (ETSI EN 300 220 compliant)
2-GFSK 2.4 kbps in 12.5-kHz channel, 1.2-kHz deviation –61
Spurious emissions
<–60 dBm
(not including harmonics)

12 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

Transmit Parameters (continued)


TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
2nd Harm, 169 MHz –39
3rd Harm, 169 MHz –58
2nd Harm, 433 MHz –56
3rd Harm, 433 MHz Transmission at +14 dBm (or maximum allowed in –51
dBm
2nd Harm, 450 MHz applicable band where this is less than +14 dBm) using TI –60
reference design Emissions measured according to ARIB
3rd Harm, 450 MHz –45
T-96 in 950-MHz band, ETSI EN 300-220 in 170-, 433-,
Harmonics 2nd Harm, 868 MHz and 868-MHz bands and FCC part 15.247 in 450- and –40
915-MHz band Fourth harmonic in 915-MHz band will
3rd Harm, 868 MHz –42
require extra filtering to meet FCC requirements if
2nd Harm, 915 MHz transmitting for long intervals 56
3rd Harm, 915 MHz (>50-ms periods) 52 dBµV/m
4th Harm, 915 MHz 60
2nd Harm, 950 MHz –58
dBm
3rd Harm, 950 MHz –42
868-, 915-, and 920-MHz
35 + j35
Optimum bands
load Ω
433 MHz band 55 + j25
impedance
169 MHz band 80 + j0

4.7 PLL Parameters


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
HIGH-PERFORMANCE MODE
± 10 kHz offset –99
Phase noise in 950-MHz band ± 100 kHz offset –99 dBc/Hz
± 1 MHz offset –123
± 10 kHz offset –99
Phase noise in 868-, 915-, 920-MHz bands ± 100 kHz offset –100 dBc/Hz
± 1 MHz offset –122
± 10 kHz offset –106
Phase noise in 433-MHz band ± 100 kHz offset –107 dBc/Hz
± 1 MHz offset –127
± 10 kHz offset –111
Phase noise in 169-MHz band ± 100 kHz offset –116 dBc/Hz
± 1 MHz offset –135

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 13


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

PLL Parameters (continued)


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
LOW-POWER MODE (1)
± 10 kHz offset –90
Phase noise in 950-MHz band ± 100 kHz offset –92 dBc/Hz
± 1 MHz offset –124
± 10 kHz offset –95
Phase noise in 868-, 915-, 920-MHz bands ± 100 kHz offset –95 dBc/Hz
± 1 MHz offset –124
± 10 kHz offset –98
Phase noise in 433-MHz band ± 100 kHz offset –102 dBc/Hz
± 1 MHz offset –129
± 10 kHz offset –106
Phase noise in 169-MHz band ± 100 kHz offset –110 dBc/Hz
± 1 MHz offset –136
(1) TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated

4.8 32-MHz Clock Input (TCXO)


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Clock frequency 31.25 32 33.6 MHz
High input voltage TCXO with CMOS output 1.4 VDD
TCXO with CMOS output (1) directly coupled to pin V
Low input voltage EXT_OSC 0 0.6
TCXO clipped sine output
Clock input amplitude
Clipped sine output connected to pin EXT_OSC 0.8 1.5 V
(peak-to-peak)
through series capacitor
(1) For TCXO with CMOS output rise and fall time, see Section 4.15.

4.9 32-MHz Crystal Oscillator


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
It is expected that there be will degraded
sensitivity at multiples of XOSC/2 in RX, and
an increase in spurious emissions when the
RF channel is close to multiples of XOSC in
Crystal frequency TX. We recommend that the RF channel is 31.25 32 33.6 MHz
kept RX_BW/2 away from XOSC/2 in RX,
and that the level of spurious emissions be
evaluated if the RF channel is closer than 1
MHz to multiples of XOSC in TX.
Load capacitance (CL) 10 pF
ESR Simulated over operating conditions 60 Ω

4.10 32-kHz Clock Input


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER MIN TYP MAX UNIT
Clock frequency 32 kHz
32-kHz clock input pin input high voltage 0.8 × VDD V
32-kHz clock input pin input high voltage 0.2 × VDD V

14 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

4.11 32-kHz RC Oscillator


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Frequency After calibration 32 kHz
Relative to frequency reference
Frequency accuracy after calibration ±0.1%
(32-MHz crystal or TCXO)
Initial calibration time (1)
(1) For Initial calibration time of the 32-kHz RC Oscillator, see Section 4.15.

4.12 I/O and Reset


TA = 25°C, VDD = 3.0 V if nothing else stated
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Logic input high voltage 0.8 × VDD V
Logic input low voltage 0.2 × VDD V
Logic output high voltage 0.8 × VDD V
At 4-mA output load or less
Logic output low voltage 0.2 × VDD V
Power-on reset threshold Voltage on DVDD pin 1.3 V

4.13 Temperature Sensor


TA = 25°C, VDD = 3.0 V if nothing else stated (1)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Temperature sensor range –40 85 °C
Change in sensor output voltage versus change in
Temperature coefficient 2.66 mV/°C
temperature
Typical sensor output voltage at TA = 25°C,
Typical output voltage 794 mV
VDD = 3.0 V
Change in sensor output voltage versus change in
VDD coefficient 1.17 mV/V
VDD
(1) The CC1120 device can be configured to provide a voltage proportional to temperature on GPIO1. The temperature can be estimated
by measuring this voltage (see Section 4.13, Temperature Sensor). For more information, refer to CC112X/CC120X On-Chip
Temperature Sensor (SWRA415).

4.14 Thermal Resistance Characteristics for RHB Package


NAME DESCRIPTION °C/W (1)
RΘJC(top) Junction-to-case (top) 21.1
RΘJB Junction-to-board 5.3
RΘJA Junction-to-free air 31.3
PsiJT Junction-to-package top 0.2
PsiJB Junction-to-board 5.3
RΘJC(bot) Junction-to-case (bottom) 0.8
(1) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘJC] value, which is based on a
JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these
EIA/JEDEC standards:
• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)
• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
Power dissipation of 40 mW and an ambient temperature of 25ºC is assumed.

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 15


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

4.15 Timing Requirements


TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated
PARAMETER TEST CONDITIONS MIN NOM MAX UNIT
Power down to IDLE Depends on crystal 0.4 ms
Calibration disabled 166
IDLE to RX/TX µs
Calibration enabled 461
RX/TX turnaround 50 µs
Calibrate when leaving RX/TX
296
enabled
RX/TX to IDLE time µs
Calibrate when leaving RX/TX
0
disabled
Frequency synthesizer calibration When using SCAL strobe 391 µs
Time from start RX until valid RSSI 12.5-kHz channels 4.6
Including gain settling (function of channel bandwidth. Programmable for ms
trade-off between speed and accuracy) 200-kHz channels 0.3
32-MHz CLOCK INPUT (TCXO) (1)
TCXO with CMOS output Rise and fall time 2 ns
(2)
32-kHz RC OSCILLATOR
Initial calibration time 1.6 ns
(1) See Section 4.8 for more information about the 32-MHz Clock Input (TCXO).
(2) See Section 4.11 for more information about the 32-kHz RC Oscillator.

4.16 Regulatory Standards


PERFORMANCE MODE FREQUENCY BAND SUITABLE FOR COMPLIANCE WITH
ARIB T-96
ARIB T-108
ETSI EN 300 220 category 2
ETSI EN 54-25
FCC PART 101
820–960 MHz (1)
FCC PART 24 SUBMASK D
FCC PART 15.247
FCC PART 15.249
FCC PART 90 MASK G
High-performance mode
FCC PART 90 MASK J
ARIB T-67
ARIB RCR STD-30
410–480 MHz (2) ETSI EN 300 220 category 1
FCC PART 90 MASK D
FCC PART 90 MASK G
ETSI EN 300 220 category 1
164–192 MHz (2)
FCC PART 90 MASK D
ETSI EN 300 220 category 2
820–960 MHz FCC PART 15.247
FCC PART 15.249
Low-power mode
410–480 MHz ETSI EN 300 220 category 2
164–192 MHz ETSI EN 300 220 category 2
(1) Performance also suitable for systems targeting maximum allowed output power in the respective bands, using a range extender such
as the CC1190 device
(2) Performance also suitable for systems targeting maximum allowed output power in the respective bands, using a range extender

16 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

4.17 Typical Characteristics


TA = 25°C, VDD = 3.0 V, fc = 869.5 MHz if nothing else stated.
All measurements performed on CC1120EM_868_915 rev.1.0.1, CC1120EM_955 rev.1.2.1,
CC1120EM_420_470 rev.1.0.1, or CC1120EM_169 rev.1.2.
Figure 4-17 was measured at the 50-Ω antenna connector.

-120 -120

-121
Sensitivity (dBm)

Sensitivity (dBm)
-121

-122
-122
-123

-123
-124

-125 -124
-40 0 40 80 2 2.5 3 3.5
Temperature (ºC) Supply Voltage (V)
10-kHz Channel 10-kHz Channel
1.2 kbps, 4-kHz Deviation, 1.2 kbps, 4-kHz Deviation,
Filter Bandwidth Filter Bandwidth
Figure 4-1. Sensitivity vs Temperature Figure 4-2. Sensitivity vs Voltage

-114 23.2
-116
22.8
-118
Sensitivity (dBm)

RX Current (mA)

-120 22.4

-122 22
-124
21.6
-126
-128 21.2

-130 20.8
3 5 7 9 11 13 15 17 -130 -80 -30 20
Sync Word Detect Threshold Input Level (dBm)
10-kHz Channel 10-kHz Channel
1.2 kbps, 4-kHz Deviation, 1.2 kbps, 4-kHz Deviation,
Filter Bandwidth Filter Bandwidth
Figure 4-3. Sync Word Sensitivity vs Voltage Figure 4-4. RX Current vs Input Level

70 70
60 60
50 50
Selectivity (dB)
Selectivity (dB)

40 40
30
30
20
20
10
10
0
-10 0
-20 -10
169.9 169.95 170 170.05 170.1 859.9 859.95 860 860.05 860.1

Frequency (MHz) Frequency (MHz)


10-kHz Channel 10-kHz Channel
1.2 kbps, 4-kHz Deviation, 1.2 kbps, 4-kHz Deviation,
Filter Bandwidth Filter Bandwidth

Figure 4-5. Selectivity vs Offset Frequency (12.5-kHz Channels) Figure 4-6. Selectivity vs Offset Frequency (12.5-kHz Channels)

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 17


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

Typical Characteristics (continued)


100 17

80

Output Power (dBm)


16.5
60
40
RSSI

16
20
0 15.5
-20
-40 15
-150 -100 -50 0 -40 0 40 80
Input Level (dBm) Temperature (ºC)
10-kHz Channel Filter Max Setting, 170 MHz, 3.6 V
1.2 kbps, 4-kHz Deviation,
Bandwidth
Figure 4-7. RSSI vs Input Level Figure 4-8. Output Power vs Temperature

18 20

16 10
Output Power (dBm)

Output Power (dBm)

0
14
-10
12
-20
10 -30
8 -40

6 -50
2 2.5 3 3.5
7F

6F

5F

4F
7B
77
73

6B
67
63

5B
57
53

4B
47
43
Supply Voltage (V) PA power setting
Max Setting, 170 MHz,
Figure 4-9. Output Power vs Voltage Figure 4-10. Output Power at 868 MHz vs PA Power Setting

60

50
TX Current (mA)

40

30

20

10

0
7F

6F

5F

4F
7B
77
73

6B
67
63

5B
57
53

4B
47
43

PA power setting

Figure 4-11. TX Current at 868 MHz Figure 4-12. Phase Noise in 868-MHz Band
vs PA Power Setting

18 Specifications Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

Typical Characteristics (continued)

9.6 kbps in 12.5-kHz Channel 1.2 kbps 2-FSK, DEV = 4 kHz


Figure 4-13. FCC Part 90 Mask D Figure 4-14. Eye Diagram

3.1 1400

GPIO Output Low Voltage (mV)


GPIO Output High Voltage (V)

2.9 1200
2.7
1000
2.5
800
2.3
600
2.1
400
1.9
1.7 200

1.5 0
0 5 10 15 20 25 30 35 0 5 10 15 20 25 30 35
Current (mA) Current (mA)

Figure 4-15. GPIO Output High Voltage vs Current Being Sourced Figure 4-16. GPIO Output Low Voltage vs Current Being Sinked

Figure 4-17. Output Power vs Load Impedance (+14-dBm Setting)

Copyright © 2011–2015, Texas Instruments Incorporated Specifications 19


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

5 Detailed Description
5.1 Block Diagram
Figure 5-1 shows the system block diagram of the CC1120 devices.

CC112X

MARC CSn (chip select)


SPI
(optional 32kHz Ultra low power 32kHz 4k byte Main Radio Control Unit
Power on reset Serial configuration
clock intput) auto-calibrated RC oscillator ROM Ultra low power 16 bit
and data interface
MCU

SI (serial input)

System bus Interrupt and SO (serial output)


IO handler

SCLK (serial clock)

eWOR 256 byte


Battery sensor / Configuration and Packet handler
Enhanced ultra low power FIFO RAM
temp sensor status registers and FIFO control (optional GPIO0-3)
Wake On Radio timer buffer

RF and DSP frontend


Output power ramping and OOK / ASK modulation (optional autodetected
external XOSC / TCXO)

14dBm high I
XOSC_Q1

Modulator
PA
efficiency PA Fully integrated Fractional-N Data interface with XOSC
Frequency Synthesizer signal chain access
Q XOSC_Q2

90dB dynamic
LNA_P ifamp
range ADC (optional bit clock)
Channel

Cordic
Highly flexible FSK / OOK
filter

High linearity
LNA demodulator
(optional low jitter serial
90dB dynamic data output for legacy
LNA_N ifamp
range ADC protocols)

AGC
(optional GPIO for Automatic Gain Control, 60dB VGA range
antenna diversity) RSSI measurements and carrier sense detection

Figure 5-1. System Block Diagram

5.2 Frequency Synthesizer


At the center of the CC1120 device there is a fully integrated, fractional-N, ultra-high-performance
frequency synthesizer. The frequency synthesizer is designed for excellent phase noise performance,
providing very high selectivity and blocking performance. The system is designed to comply with the most
stringent regulatory spectral masks at maximum transmit power.
Either a crystal can be connected to XOSC_Q1 and XOSC_Q2, or a TCXO can be connected to the
EXT_XOSC input. The oscillator generates the reference frequency for the synthesizer, as well as clocks
for the analog-to-digital converter (ADC) and the digital part. To reduce system cost, CC1120 device has
high-accuracy frequency estimation and compensation registers to measure and compensate for crystal
inaccuracies. This compensation enables the use of lower cost crystals. If a TCXO is used, the CC1120
device automatically turns on and off the TCXO when needed to support low-power modes and Wake-On-
Radio operation.

20 Detailed Description Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

5.3 Receiver
The CC1120 device features a highly flexible receiver. The received RF signal is amplified by the low-
noise amplifier (LNA) and is down-converted in quadrature (I/Q) to the intermediate frequency (IF). At IF,
the I/Q signals are digitized by the high dynamic-range ADCs.
An advanced automatic gain control (AGC) unit adjusts the front-end gain, and enables the CC1120
device to receive strong and weak signals, even in the presence of strong interferers. High-attenuation
channels and data filtering enable reception with strong neighbor channel interferers. The I/Q signal is
converted to a phase and magnitude signal to support the FSK and OOK modulation schemes.

NOTE
A unique I/Q compensation algorithm removes any problem of I/Q mismatch, thus avoiding
time-consuming and costly I/Q image calibration steps.

The CC1120 device only requires preamble to settle the AGC. The minimum number of preamble required
is 0.5 byte.

5.4 Transmitter
The CC1120 transmitter is based on direct synthesis of the RF frequency (in-loop modulation). To use the
spectrum effectively, the CC1120 device has extensive data filtering and shaping in TX mode to support
high throughput data communication in narrowband channels. The modulator also controls power ramping
to remove issues such as spectral splattering when driving external high-power RF amplifiers.

5.5 Radio Control and User Interface


The CC1120 digital control system is built around the main radio control (MARC), which is implemented
using an internal high-performance, 16-bit ultra-low-power processor. MARC handles power modes, radio
sequencing, and protocol timing.
A 4-wire SPI serial interface is used for configuration and data buffer access. The digital baseband
includes support for channel configuration, packet handling, and data buffering. The host MCU can stay in
power-down mode until a valid RF packet is received. This greatly reduces power consumption. When the
host MCU receives a valid RF packet, it burst-reads the data. This reduces the required computing power.
The CC1120 radio control and user interface are based on the widely used CC1101 transceiver. This
relationship enables an easy transition between the two platforms. The command strobes and the main
radio states are the same for the two platforms.
For legacy formats, the CC1120 device also supports two serial modes.
• Synchronous serial mode: The CC1120 device performs bit synchronization and provides the MCU
with a bit clock with associated data.
• Transparent mode: The CC1120 device outputs the digital baseband signal using a digital interpolation
filter to eliminate jitter introduced by digital filtering and demodulation.

5.6 Enhanced Wake-On-Radio (eWOR)


eWOR, using a flexible integrated sleep timer, enables automatic receiver polling with no intervention from
the MCU. When the CC1120 device enters RX mode, it listens and then returns to sleep if a valid RF
packet is not received. The sleep interval and duty cycle can be configured to make a trade-off between
network latency and power consumption. Incoming messages are time-stamped to simplify timer re-
synchronization.
The eWOR timer runs off an ultra-low-power 32-kHz RC oscillator. To improve timing accuracy, the RC
oscillator can be automatically calibrated to the RF crystal in configurable intervals.

Copyright © 2011–2015, Texas Instruments Incorporated Detailed Description 21


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

5.7 Sniff Mode


The CC1120 device supports quick start up times, and requires few preamble bits. Sniff mode uses these
conditions to dramatically reduce the current consumption while the receiver is waiting for data.
Because the CC1120 device can wake up and settle much faster than the duration of most preambles, it
is not required to be in RX mode continuously while waiting for a packet to arrive. Instead, the enhanced
Wake-On-Radio feature can be used to put the device into sleep mode periodically. By setting an
appropriate sleep time, the CC1120 device can wake up and receive the packet when it arrives with no
performance loss. This sequence removes the need for accurate timing synchronization between
transmitter and receiver, and lets the user trade off current consumption between the transmitter and
receiver.
For more information, see the sniff mode design note (SWRA428).

5.8 Antenna Diversity


Antenna diversity can increase performance in a multipath environment. An external antenna switch is
required. The CC1201 device uses one of the GPIO pins to automatically control the switch. This device
also supports differential output control signals typically used in RF switches.
If antenna diversity is enabled, the GPIO alternates between high and low states until a valid RF input
signal is detected. An optional acknowledge packet can be transmitted without changing the state of the
GPIO.
An incoming RF signal can be validated by received signal strength or by using the automatic preamble
detector. Using the automatic preamble detector ensures a more robust system and avoids the need to
set a defined signal strength threshold (such a threshold sets the sensitivity limit of the system).

22 Detailed Description Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

5.9 WaveMatch
Advanced capture logic locks onto the synchronization word and does not require preamble settling bytes.
Therefore, receiver settling time is reduced to the settling time of the AGC, typically 4 bits.
The WaveMatch feature also greatly reduces false sync triggering on noise, further reducing the power
consumption and improving sensitivity and reliability. The same logic can also be used as a high-
performance preamble detector to reliably detect a valid preamble in the channel.

See SWRC046 for more information.

Figure 5-2. Receiver Configurator in SmartRF™ Studio

Copyright © 2011–2015, Texas Instruments Incorporated Detailed Description 23


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

6 Application, Implementation, and Layout

NOTE
Information in the following Applications section is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes. Customers should validate and test
their design implementation to confirm system functionality.

6.1 Application Information

6.1.1 Typical Application Circuit

NOTE
This section is intended only as an introduction. The reference designs listed in Section 6.1.2
show everything required.

Very few external components are required for the operation of the CC1120 device. Figure 6-1 shows a
typical application circuit. The board layout will greatly influence the RF performance of the CC1120
device. Figure 6-1 does not show decoupling capacitors for power pins.

Optional
32 MHz
XOSC/ crystal
vdd
vdd
vdd

TCXO
EXT_XOSC 32

XOSC_Q2 31

XOSC_Q1 30

DCPL_XOSC 29

AVDD_XOSC 28

AVDD_SYNTH2 27

DCPL_PFD_CHP 26

25

(optional control pin


AVDD_PFD_CHP

from CC1120)

1 LPF1 24
vdd VDD_GUARD

2 RESET_N LPF0 23

3 GPIO3 AVDD_SYNTH1 22 vdd


4 GPIO2 DCPL_VCO 21

vdd 5 DVDD

6 DCPL
CC1120 LNA_N 20

LNA_P 19

7 SI TRX_SW 18

8 SCLK PA 17
9 SO (GPIO1)

AVDD_RF
13 AVDD_IF

14 RBIAS
10 GPIO0

12 DVDD
CSn

N.C.
15

16

vdd
11

vdd

vdd

vdd

MCU connection
SPI interface and
optional gpio pins

Figure 6-1. Typical Application Circuit

24 Application, Implementation, and Layout Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

6.1.2 TI Reference Designs


The following reference designs are available for the CC1120 device:
CC1120EM-868-915-RD CC1120EM 868- to 915-MHz Reference Design
This RF Layout Reference Design demonstrates good decoupling and layout techniques for a low power
RF device operating in the 868-MHz and 915-MHz frequency bands.
CC1120EM 868/915 MHz Reference Design (SWRC222)
CC112x IPC 868- and 915-MHz 2-layer Reference Design (SWRR106)
CC112x IPC 868- and 915-MHz 4-layer Reference Design (SWRR107)
CC1120EM-169-RD CC1120EM 169-MHz Reference Design
This RF Layout Reference Design demonstrates good decoupling and layout techniques for a low power
RF device operating in the 169-MHz frequency band. (SWRC220)
CC1120EM-420-470-RD CC1120EM 420- to 470-MHz Reference Design
This RF Layout Reference Design demonstrates good decoupling and layout techniques for a low power
RF device operating in the 420-470 MHz frequency band. (SWRC221)

Copyright © 2011–2015, Texas Instruments Incorporated Application, Implementation, and Layout 25


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

7 Device and Documentation Support


7.1 Device Support

7.1.1 Development Support

7.1.1.1 Configuration Software


The CC1120 device can be configured using the SmartRF Studio software (SWRC046). The SmartRF
Studio software is highly recommended for obtaining optimum register settings, and for evaluating
performance and functionality.

7.1.2 Device and Development-Support Tool Nomenclature


To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix)
(for example, CC1120). Texas Instruments recommends two of three possible prefix designators for its
support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development
from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).
Device development evolutionary flow:
X Experimental device that is not necessarily representative of the final device's electrical
specifications and may not use production assembly flow.
P Prototype device that is not necessarily the final silicon die and may not necessarily meet
final electrical specifications.
null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:


TMDX Development-support product that has not yet completed Texas Instruments internal
qualification testing.
TMDS Fully qualified development-support product.
X and P devices and TMDX development-support tools are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
Production devices and TMDS development-support tools have been characterized fully, and the quality
and reliability of the device have been demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (X or P) have a greater failure rate than the standard production
devices. Texas Instruments recommends that these devices not be used in any production system
because their expected end-use failure rate still is undefined. Only qualified production devices are to be
used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
package type (for example, RHB) and the temperature range (for example, blank is the default commercial
temperature range) provides a legend for reading the complete device name for any CC1120 device.
For orderable part numbers of CC1120 devices in the QFN package types, see the Package Option
Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

26 Device and Documentation Support Copyright © 2011–2015, Texas Instruments Incorporated


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
www.ti.com SWRS112H – JUNE 2011 – REVISED JULY 2015

7.2 Documentation Support


The following documents supplement the CC1120 transceiver. Copies of these documents are available
on the Internet at www.ti.com. Tip: Enter the literature number in the search box provided at www.ti.com.
SWRU295 CC112X/CC1175 Low-Power High Performance Sub-1 GHz RF Transceivers/Transmitter
User's Guide
SWRA398 Using the CC112x/CC1175 at 274 to 320 MHz
SWRC046 SmartRF Studio Software
SWRA428 CC112x/CC120x Sniff Mode Application Note
SWRZ039 CC112x, CC1175 Silicon Errata
SWRR106 CC112x IPC 868- and 915-MHz 2-layer Reference Design
SWRR107 CC112x IPC 868- and 915-MHz 4-layer Reference Design
SWRC220 CC1120EM 169-MHz Reference Design
SWRC221 CC1120EM 420- to 470-MHz Reference Design
SWRC222 CC1120EM 868- to 915-MHz Reference Design

7.2.1 Community Resources


The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster
collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge,
explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools
and contact information for technical support.

7.3 Trademarks
SmartRF, E2E are trademarks of Texas Instruments.

7.4 Electrostatic Discharge Caution


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2011–2015, Texas Instruments Incorporated Device and Documentation Support 27


Submit Documentation Feedback
Product Folder Links: CC1120
CC1120
SWRS112H – JUNE 2011 – REVISED JULY 2015 www.ti.com

8 Mechanical Packaging and Orderable Information


The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

28 Mechanical Packaging and Orderable Information Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC1120
PACKAGE OPTION ADDENDUM

www.ti.com 11-Dec-2020

PACKAGING INFORMATION

Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)

CC1120RHBR ACTIVE VQFN RHB 32 3000 RoHS & Green NIPDAU | NIPDAUAG Level-3-260C-168 HR -40 to 85 CC1120

CC1120RHBT ACTIVE VQFN RHB 32 250 RoHS & Green NIPDAU | NIPDAUAG Level-3-260C-168 HR -40 to 85 CC1120

(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.

(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.

(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1
PACKAGE OPTION ADDENDUM

www.ti.com 11-Dec-2020

Addendum-Page 2
PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal


Device Package Package Pins SPQ Unit array Max L (mm) W K0 P1 CL CW
Name Type matrix temperature (mm) (µm) (mm) (mm) (mm)
(°C)
CC1120RHBR RHB VQFN 32 3000 14 x 35 150 315 135.9 7620 8.8 7.9 8.15
CC1120RHBR RHB VQFN 32 3000 14 x 35 150 315 135.9 7620 8.8 7.9 8.15
CC1120RHBT RHB VQFN 32 250 35 x 14 150 315 135.9 7620 8.8 7.9 8.15
CC1120RHBT RHB VQFN 32 250 35 x 14 150 315 135.9 7620 8.8 7.9 8.15

Pack Materials-Page 1
GENERIC PACKAGE VIEW
RHB 32 VQFN - 1 mm max height
5 x 5, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A

www.ti.com
PACKAGE OUTLINE
RHB0032E SCALE 3.000
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

5.1 B
A
4.9

PIN 1 INDEX AREA

5.1 (0.1)
4.9

SIDE WALL DETAIL


OPTIONAL METAL THICKNESS
20.000

C
1 MAX

SEATING PLANE
0.05
0.00 0.08 C
2X 3.5
3.45 0.1 (0.2) TYP
9 16 EXPOSED
THERMAL PAD
28X 0.5
8
17 SEE SIDE WALL
DETAIL

2X SYMM
33
3.5

0.3
32X
0.2
24 0.1 C A B
1
0.05 C

32 25
PIN 1 ID SYMM
(OPTIONAL) 0.5
32X
0.3
4223442/B 08/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com
EXAMPLE BOARD LAYOUT
RHB0032E VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

( 3.45)

SYMM
32 25
32X (0.6)

1 24

32X (0.25)

(1.475)
28X (0.5)

33 SYMM

(4.8)
( 0.2) TYP
VIA

8 17

(R0.05)
TYP

9 16
(1.475)

(4.8)

LAND PATTERN EXAMPLE


SCALE:18X

0.07 MAX 0.07 MIN


ALL AROUND ALL AROUND

SOLDER MASK
METAL OPENING

SOLDER MASK METAL UNDER


OPENING SOLDER MASK

NON SOLDER MASK


SOLDER MASK
DEFINED
DEFINED
(PREFERRED)

SOLDER MASK DETAILS


4223442/B 08/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com
EXAMPLE STENCIL DESIGN
RHB0032E VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

4X ( 1.49)
(R0.05) TYP (0.845)
32 25
32X (0.6)

1 24

32X (0.25)

28X (0.5)
(0.845)
SYMM
33

(4.8)

8 17

METAL
TYP

9 16
SYMM

(4.8)

SOLDER PASTE EXAMPLE


BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:


75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.

www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

You might also like