[go: up one dir, main page]

0% found this document useful (0 votes)
38 views2 pages

DSP Nov 18

This document is a past exam for a Digital Signal Processing course. It contains 6 questions testing various DSP concepts. Question 1 has 3 parts testing properties of the discrete-time Fourier transform, cyclic properties of twiddle factors, and properties of the discrete Fourier transform. Question 2 has 3 parts testing overlap-add convolution, the DIF FFT algorithm, and using the DIT FFT. Questions 3-5 cover additional topics like windowing FIR filter design, IIR filter design methods, and filter realizations. Question 6 has parts on DSP processors, comparing general processors to DSP processors, and DSP architectures. The exam tests a wide range of fundamental digital signal processing topics.

Uploaded by

Saurabh Bhise
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
38 views2 pages

DSP Nov 18

This document is a past exam for a Digital Signal Processing course. It contains 6 questions testing various DSP concepts. Question 1 has 3 parts testing properties of the discrete-time Fourier transform, cyclic properties of twiddle factors, and properties of the discrete Fourier transform. Question 2 has 3 parts testing overlap-add convolution, the DIF FFT algorithm, and using the DIT FFT. Questions 3-5 cover additional topics like windowing FIR filter design, IIR filter design methods, and filter realizations. Question 6 has parts on DSP processors, comparing general processors to DSP processors, and DSP architectures. The exam tests a wide range of fundamental digital signal processing topics.

Uploaded by

Saurabh Bhise
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

SE - 465

Seat Total No. of Pages : 2


No.

T.E. (Electronics & Telecommunication) (Semester - VI)


Examination, November - 2018
DIGITAL SIGNAL PROCESSING (Revised)
Sub. Code : 66916
Day and Date : Monday, 12 - 11 - 2018 Total Marks : 100
Time : 02.30 p.m. to 05.30 p.m.
Instructions : 1) All questions are compulsory.
2) Figure to right indicates full marks.
3) Assume suitable data if required.

Q1) Attempt any Two. [18]


a) State the properties of DTFT. Explain any four in detail.
b) Explain Cyclic property of twiddle factor in detail and also explain IDFT.
c) Determine 4 point DFT of a sequence x(n)= (1,2,4,6) and Explain any
three properties of DFT.

Q2) Attempt any Two. [16]


a) Find y(n) = x()n) *h(n) for sequence x(n) = (1,2,–1,2,3,–2,–3,–1,1,1,1,2,–1)
and h(n)= (1,2) using overlap add method.
b) Explain DIF FFT algorithm.
c) Find corresponding X(K) using DIT FFT for x(n) = { 1,2,2,1 }

Q3) Attempt any Two. [16]


a) Describe windowing method for FIR filter design.
b) Design linear phase FIR filter using Hanning window for the following
desired frequency response :
Hd(w) = e–j3w, p/4 < |w| < p
= 0 otherwise for filter length 7.
c) Design LPF that approximates
Hd [f] = 1 for 0 < f < 1000Hz Eleswhere 0 Impulse Response sequence
duration limited to 2.5 m. Sec. Fs = 8000sps.

P.T.O
SE - 465
Q4) Attempt any Two. [18]
a) For the analog transfer function H(s) = 1 / (s + 1) (s + 2), Determine H(z)
using impulse invariant technique. Assume T = 1 sec.
b) Explain impulse invariant method of IIR filter design.
c) Apply BLT method to obtain digital low pass filter to approximate
H(s) = 1/s2 + 2 s + 1 Assume cut-off frequency of 100 Hz and sampling
frequency of 1 KHz.

Q5) Attempt any Two. [16]


a) Explain the concept of direct form realization of FIR filter.
b) State realizations of IIR filter. Explain any one in detail.
c) A filter is described by
Y[n] – 3/4 y[n – l] + 1/8 y[n – 2] = x[n] + ½ x[n – 1] Draw Direct form I & II

Q6) Attempt any Two. [16]


a) Explain general DSP processor with block diagram.
b) Compare general purpose and DSP processors.
c) Explain different architectures of DSP’s.

eee

-2-

You might also like