74VHC125 — Quad Buffer with 3-STATE Outputs

December 2007

74VHC125
Quad Buffer with 3-STATE Outputs
Features General Description
■ High Speed: tPD = 3.8ns (Typ.) at VCC = 5V The VHC125 contains four independent non-inverting
■ Lower power dissipation: ICC = 4 µA (Max.) at buffers with 3-STATE outputs. It is an advanced high-
TA = 25°C speed CMOS device fabricated with silicon gate CMOS
■ High noise immunity: VNIH = VNIL = 28% VCC (Min.)
technology and achieves the high-speed operation simi-
lar to equivalent Bipolar Schottky TTL while maintaining
■ Power down protection is provided on all inputs
the CMOS low power dissipation.
■ Low noise: VOLP = 0.8V (Max.)
An input protection circuit insures that 0V to 7V can be
■ Pin and function compatible with 74HC125
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery
backup. This circuit prevents device destruction due to
mismatched supply and input voltages.

Ordering Information
Package
Order Number Number Package Description
74VHC125M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
74VHC125SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC125MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0
 74VHC125 — Quad Buffer with 3-STATE Outputs
Connection Diagram Logic Symbol
IEEE/IEC

Pin Description
Pin Names Description Function Table
An, Bn Inputs Inputs Output
On Outputs An Bn On
L L L
L H H
H X Z
H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 2
 74VHC125 — Quad Buffer with 3-STATE Outputs
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.

Symbol Parameter Rating

VCC Supply Voltage –0.5V to +7.0V
VIN DC Input Voltage –0.5V to +7.0V
VOUT DC Output Voltage –0.5V to VCC + 0.5V
IIK Input Diode Current –20mA
IOK Output Diode Current ±20mA
IOUT DC Output Current ±25mA
ICC DC VCC / GND Current ±50mA
TSTG Storage Temperature –65°C to +150°C
TL Lead Temperature (Soldering, 10 seconds) 260°C

Recommended Operating Conditions(1)

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.

Symbol Parameter Rating

VCC Supply Voltage 2.0V to +5.5V
VIN Input Voltage 0V to +5.5V
VOUT Output Voltage 0V to VCC
TOPR Operating Temperature –40°C to +85°C
tr , tf Input Rise and Fall Time,
VCC = 3.3V ± 0.3V 0ns/V ∼ 100ns/V
VCC = 5.0V ± 0.5V 0ns/V ∼ 20ns/V
Note:
1. Unused inputs must be held HIGH or LOW. They may not float.

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 3
 74VHC125 — Quad Buffer with 3-STATE Outputs
DC Electrical Characteristics
TA =
25°C –40°C to +85°C
Symbol Parameter VCC (V) Conditions Min. Typ. Max. Min. Max. Units
VIH HIGH Level Input 2.0 1.50 1.50 V
Voltage 3.0–5.5 0.7 x VCC 0.7 x VCC
VIL LOW Level Input 2.0 0.50 0.50 V
Voltage 3.0–5.5 0.3 x VCC 0.3 x VCC
VOH HIGH Level 2.0 VIN = VIH IOH = –50µA 1.9 2.0 1.9 V
Output Voltage or VIL
3.0 2.9 3.0 2.9
4.5 4.4 4.5 4.4
3.0 IOH = –4mA 2.58 2.48
4.5 IOH = –8mA 3.94 3.80
VOL LOW Level 2.0 VIN = VIH IOL = 50µA 0.0 0.1 0.1 V
Output Voltage or VIL
3.0 0.0 0.1 0.1
4.5 0.0 0.1 0.1
3.0 IOL = 4mA 0.36 0.44
4.5 IOL = 8mA 0.36 0.44
IOZ 3-STATE Output 5.5 VIN = VIH or VIL, ±0.25 ±2.5 µA
Off-State Current VOUT = VCC or GND
IIN Input Leakage 0–5.5 VIN = 5.5V or GND ±0.1 ±1.0 µA
Current
ICC Quiescent 5.5 VIN = VCC or GND 4.0 40.0 µA
Supply Current

Noise Characteristics
TA = 25°C
Symbol Parameter VCC (V) Conditions Typ. Limits Units
VOLP (2) Quiet Output Maximum 5.0 CL = 50pF 0.5 0.8 V
Dynamic VOL
VOLV(2) Quiet Output Minimum 5.0 CL = 50pF –0.5 –0.8 V
Dynamic VOL
VIHD(2) Minimum HIGH Level 5.0 CL = 50pF 3.5 V
Dynamic Input Voltage
VILD(2) Maximum HIGH Level 5.0 CL = 50pF 1.5 V
Dynamic Input Voltage
Note:
2. Parameter guaranteed by design.

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 4
 74VHC125 — Quad Buffer with 3-STATE Outputs
AC Electrical Characteristics
TA = –40°C
TA = 25°C to +85°C
Symbol Parameter VCC (V) Conditions Min. Typ. Max. Min. Max. Units
tPLH, tPHL Propagation Delay 3.3 ± 0.3 CL = 15pF 5.6 8.0 1.0 9.5 ns
Time CL = 50pF 8.1 11.5 1.0 13.0
5.0 ± 0.5 CL = 15pF 3.8 5.5 1.0 6.5 ns
CL = 50pF 5.3 7.5 1.0 8.5
tPZL, tPZH 3-STATE Output 3.3 ± 0.3 RL = 1kΩ CL = 15pF 5.4 8.0 1.0 9.5 ns
Enable Time CL = 50pF 7.9 11.5 1.0 13.0
5.0 ± 0.5 CL = 15pF 3.6 5.1 1.0 6.0 ns
CL = 50pF 5.1 7.1 1.0 8.0
tPLZ, tPHZ 3-STATE Output 3.3 ± 0.3 RL = 1kΩ CL = 50pF 9.5 13.2 1.0 15.0 ns
Disable Time 5.0 ± 0.5 CL = 50pF 6.1 8.8 1.0 10.0
tOSLH, tOSHL Output to Output 3.3 ± 0.3 (3) CL = 50pF 1.5 1.5 ns
Skew 5.0 ± 0.5 CL = 50pF 1.0 1.0
CIN Input Capacitance VCC = Open 4 10 10 pF
COUT Output Capacitance VCC = 5.0V 6 pF
CPD Power Dissipation (4) 14 pF
Capacitance
Notes:
3. Parameter guaranteed by design. tOSLH = |tPLHmax – tPLHmin|; tOSHL = |tPHLmax – tPHLmin|.
4. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load. Average operating current can be obtained by the equation:
ICC (Opr.) = CPD • VCC • fIN + ICC / 4 (per bit).

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 5
 74VHC125 — Quad Buffer with 3-STATE Outputs
Physical Dimensions
8.75
8.50 A 0.65

7.62
14 8
B

5.60

6.00 4.00
3.80

PIN ONE 1 7 1.70 1.27

INDICATOR 1.27 0.51
0.35 LAND PATTERN RECOMMENDATION
0.25 M C B A
(0.33)

1.75 MAX SEE DETAIL A

1.50
1.25
0.25 0.25
C 0.19
0.10
0.10 C

NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO JEDEC

0.50 X 45° MS-012, VARIATION AB, ISSUE C,
0.25 B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
R0.10 GAGE PLANE FLASH OR BURRS.
D) LANDPATTERN STANDARD:
R0.10
SOIC127P600X145-14M
8° 0.36 E) DRAWING CONFORMS TO ASME Y14.5M-1994
0°
F) DRAWING FILE NAME: M14AREV13

0.90
SEATING PLANE
0.50
(1.04)
DETAIL A
SCALE: 20:1

Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 6
 74VHC125 — Quad Buffer with 3-STATE Outputs
Physical Dimensions (Continued)

Figure 2. 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 7
 74VHC125 — Quad Buffer with 3-STATE Outputs
Physical Dimensions (Continued)

0.43 TYP 0.65

1.65

0.45 6.10

12.00° TOP & BOTTOM

R0.09 min

A. CONFORMS TO JEDEC REGISTRATION MO-153,

R0.09min
VARIATION AB, REF NOTE 6 1.00
B. DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
AND TIE BAR EXTRUSIONS
D. DIMENSIONING AND TOLERANCES PER ANSI
Y14.5M, 1982
E. LANDPATTERN STANDARD: SOP65P640X110-14M
F. DRAWING FILE NAME: MTC14REV6

Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 8
 74VHC125 — Quad Buffer with 3-STATE Outputs
TRADEMARKS
The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global
subsidiaries, and is not intended to be an exhaustive list of all such trademarks.
ACEx® FPS™ PDP-SPM™ SyncFET™
Build it Now™ FRFET® Power220® ®
®
CorePLUS™ Global Power ResourceSM Power247 The Power Franchise®
CROSSVOLT™ Green FPS™ POWEREDGE®
CTL™ Green FPS™ e-Series™ Power-SPM™
Current Transfer Logic™ GTO™ PowerTrench® TinyBoost™
EcoSPARK® i-Lo™ Programmable Active Droop™ TinyBuck™
®
EZSWITCH™ * IntelliMAX™ QFET TinyLogic®
™ ISOPLANAR™ QS™ TINYOPTO™
MegaBuck™ QT Optoelectronics™ TinyPower™
®
MICROCOUPLER™ Quiet Series™ TinyPWM™
Fairchild® MicroFET™ RapidConfigure™ TinyWire™
Fairchild Semiconductor® MicroPak™ SMART START™ µSerDes™
®
FACT Quiet Series™ MillerDrive™ SPM UHC®
FACT® Motion-SPM™ STEALTH™ Ultra FRFET™
FAST® OPTOLOGIC® SuperFET™ UniFET™
FastvCore™ OPTOPLANAR® SuperSOT™-3 VCX™
®* ®
FlashWriter SuperSOT™-6
SuperSOT™-8
* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS
HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE
APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS
PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S
WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support,
which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be
(b) support or sustain life, and (c) whose failure to perform reasonably expected to cause the failure of the life support
when properly used in accordance with instructions for use device or system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to
result in a significant injury of the user.

PRODUCT STATUS DEFINITIONS

Definition of Terms
Datasheet Identification Product Status Definition
This datasheet contains the design specifications for product
Advance Information Formative or In Design development. Specifications may change in any manner without notice.
This datasheet contains preliminary data; supplementary data will be
Preliminary First Production published at a later date. Fairchild Semiconductor reserves the right to
make changes at any time without notice to improve design.
This datasheet contains final specifications. Fairchild Semiconductor
No Identification Needed Full Production reserves the right to make changes at any time without notice to improve
the design.
This datasheet contains specifications on a product that has been
Obsolete Not In Production discontinued by Fairchild Semiconductor. The datasheet is printed for
reference information only.
Rev. I32

©1993 Fairchild Semiconductor Corporation www.fairchildsemi.com

74VHC125 Rev. 1.4.0 9