Sap PDF

1
Thursday, 19 January, 2017

2
 SAP-1 is the first stage in the evolution towards

modern computers.
 The main purpose of SAP is to introduce all the crucial
ideas behind computer operations.
 Being a simple computer, SAP-1 also covers many
advanced concepts.
 SAP-1 is a bus organized computer. All registers are
connected to the W bus with the help of tri-state
buffers.

3
SAP-1
Block Diagram
SAP1 Architecture

4
 Simple-As-Possible.
 One output device with 8 LEDs
 16 bytes of RAM
 5 instructions
 3 with 1 operand,
 2 with implicit operands.
 Accumulator Architecture
 Accumulator, Out Register,
 B Register, Memory Address Register (MAR)
 Instruction Register (IR).

5
 8-bit "W" bus.

 4-bit program counter, only counts up, it starts counting
from 0 and counts up to 15.
 4-bit Memory Address Register (MAR).
 16 Byte Memory.
 8-bit (1 Byte) Instruction Register (IR).
 6-cycle controller with 12-bit microinstruction word.
 8-bit Accumulator.
 8-bit B Register.
 8-bit adder/subtractor.
 8-bit Output Register.

6
 Instructions to be executed are placed at the starting addresses

of memory, e.g. the first instruction of a program will be placed
at binary address 0000. the second at address 0001.
 Now to execute one instruction, first step is to generate the
address at which this instruction is placed in memory.
 So this address is generated by (4-bit) Program Counter, that
counts from 0000 to 1111 (for total of 16 memory locations).
 If the value of program counter is 0100, then the instruction at
address at 4 will be executes next.
 program counter is like a pointer register; it points to the
address of next instruction to be executed.

7
 The MAR stores the (4-bit) address of data and

instruction which are placed in memory.
 When SAP-1 is Running Mode, the (4-bit) address is
generated by the Program Counter which is then
stored into the MAR through W bus.
 A bit later, the MAR applies this 4-bit address to the
RAM, where Data or instruction is read from RAM.

8
 In initial design, the RAM is a 16 x 8 static TTL RAM. It

means there are 16 memory locations (from 0 to 15) and
each location contains an 8-bit of data/instruction.
 You can program the RAM by means of the switches to be
used for address and data. This allows you to store a
program and data in the memory before a computer run.
 During a computer run, the RAM receives 4-bit addresses
from the MAR and a read operation is performed,
 in this way, the instruction or data stored in the RAM is
placed on the W bus for use in some other part of the
computer.

9
 When the instruction is placed at W-bus from memory,

the Instruction Register stores this instruction on the
next positive clock edge.
 The contents of the instruction register are split into
two nibbles.
 The upper nibble is a two-state output that goes directly to the
block labeled "Controller-sequencer“
 The lower nibble is a three-state output that is read onto the W
bus when needed.

10
 SAP-1 uses a 2's complement adder-subtractor. When

input Su is low (logic 0), the sum is:
S = A + B
 When Su is high (logic 1), the sum is:
S = A + B’ + 1
 The Adder-subtractor is asynchronous and its contents
change as soon as the input changes.
 When EU is high, these contents appear on the W bus.

11
 To add/sub two 8-bit numbers A and B, the

accumulator register stored the number A.
 The Accumulator has two outputs.
 One output goes to the adder/subtractor
 The other goes to the W through tri-state buffers.
 It also stores the (answer of two values) output of
adder/subtractor through w-bus, when LA is low.
 It’s value is appeared on w-bus when EA is high, which
can then be read by output register.

12
 To add/sub two 8-bit numbers A and B, the B register

stored the number B.
 It supplies the number to be added or subtracted from
the contents of accumulator to the adder/subtractor.
 When data is available at W-bus and Lb goes low, at the
positive clock edge, B register loads that data.

13
 At the end of an arithmetic operation the accumulator

contains the word representing the answer,
 Then answer stored in the accumulator register is then
loaded into the output register through W-bus.
 This is done in the next positive clock edge when EA is
high and LO is low.
 Now this value can be displayed to the outside world
with the help of LEDs or 7 Segments.

14
 The binary display is a row of eight light-emitting

diodes (LEDs).

15
 The 12 bits coming out of the Controller Sequencer

form a word that controls the rest of the computer.
Before each operation a Clear (CLR) signal resets the
computer.
 The 12 wires carrying the control word are called the
Control Bus. The control word has the format:
CON  CP EP LM CE L1 E1 L A E A SU EU LB LO

16

17
 Computer is a useless hardware until it is programmed
 This means loading step-by-step instructions into the
memory before the start of a computer run.
 Before you can program a computer, however, you must
learn its instruction set, the basic operations it can
perform. The SAP-1 instruction set follows.
SAP-1 INSTRUCTION SET
Mnemonics Operation Description
LDA ACC ← RAM[MAR] Load RAM data into accumulator
ADD ACC ← ACC + B Add RAM data to accumulator
SUB ACC ← ACC – B Subtract RAM data from accumulator
OUT OUT ← ACC Load accumulator data into output register
HLT CLK ← 0 Stop processing
18
 LDA stands for "load the accumulator," A complete LDA

instruction includes the hexadecimal address of the
data to be loaded.
 For example, LDA 8H means “load the accumulator
with the contents of memory location 8H.”
 Therefore, given RAM[8] = 1111 0000
 The execution of LDA 8H results in ACC = 1111 0000
 Similarly. LDA FH means "load the accumulator with
the contents of memory location FH.

19
 ADD 9H means “add the data of memory location 9H with data
of accumulator and save the result in accumulator.
 Suppose No. 2 is in the accumulator and No.3 is in memory
location 9H. Then ACC =0000 0010, RAM[9] = 0000 0011
 During the execution of ADD 9H,
 First data at RAM address 9 is loaded into the B register to get B = 0000 0011
and instantly the adder/subtracter forms the sum of A and B SUM = 0000 0101
 Second, this sum is loaded into the accumulator to get ACC = 0000 0101
 Similarly, the execution of ADD FH adds data at RAM address 15
to the accumulator and save the answer back in accumulator
overwriting the previous value.
 The negative numbers are stored in 2’s complement form.

20
 SUB 9H means “subtract the data of memory location 9H from

data of accumulator and save the result in accumulator.
 Suppose No. 3 is in the accumulator and No.2 is in memory
location 9H. Then ACC =0000 0011, RAM[9] = 0000 0010
 During the execution of SUB 9H,
 First data at RAM address 9 is loaded into the B register to get B = 0000 0010
and instantly the adder/subtracter forms the diff. of A and B Diff. = 0000 0001
 Second, this diff. is loaded into the accumulator to get ACC = 0000 0001
 Similarly, the execution of SUB FH subtracts data at RAM
address 15 from the accumulator and save the answer back in
accumulator overwriting the previous value.

21
 The instruction OUT tells the SAP-1 computer to

transfer the accumulator contents to the output port.
 After OUT has been executed, you can see the answer
to the problem being solved on LEDs display.
 OUT is complete by itself; that is, you do not have to
include an address when using OUT because the
instruction does not involve data in the memory.

22
 HLT stands for halt. This instruction tells the computer

to stop processing data so it stops the clock.
 HLT marks the end of a program, similar to the way a
period marks the end of a sentence.
 You must use a HLT instruction at the end of every
SAP-1 program; otherwise, you get computer trash
(meaningless answers caused by runaway processing).
 HLT is complete by itself; you do not have to include a
RAM word when using HLT because this instruction
does not involve the memory.

23
 LDA, ADD, and SUB are called memory-reference

instructions because they use data stored in the memory.
 OUT and HLT, on the other hand, are not memory reference
instructions because they do not involve the data stored in
the memory.
Mnemonics
 LDA, ADD, SUB, OUT, and HLT are the instruction set for
SAP-1. Abbreviated instructions like these are called
mnemonics (memory aids). Mnemonics are popular in
computer work because they remind you of the operation
that will take place when the instruction is executed.

24
 To load instruction and data words into the SAP-1 memory , we
have to use some kind of code that the computer can interpret.
 The number 0000 stands for LDA, 0001 for ADD, 0010 for SUB,
0000 for OUT, and 1111 for HLT.
 Because this code tells the computer which operation to
perform, it is called an operation code (op code).
 Assembly language involves working TABLE 2, SAP-1 OP CODES
Mnemonics Op Code
with mnemonics when writing a
LDA 0000
program.
ADD 0001
 Machine language involves SUB 0010
working with strings of 0s and 1s. OUT 1110
HLT 1111

Program in Assembly Program in Machine Language
Address Contents Address Contents in Binary Contents in Hexadecimal
0H LDA 9H 0000 0000 1001 09H
25
1H ADD AH 0001 0001 1010 1AH
2H ADD CH 0010 0001 1100 1CH
3H SUB BH 0011 0010 1011 2BH
4H OUT 0100 1110 1111 EFH
5H HLT 0101 1111 1111 FFH
6H FFH 0110 1111 1111 FFH
7H FFH 0111 1111 1111 FFH
8H FFH 1000 1111 1111 FFH
9H 10H 1001 0001 0000 10H
AH 18H 1010 0001 1000 18H
BH 14H 1011 0001 0100 14H
CH 20H 1100 0010 0000 20H
DH FFH 1101 1111 1111 FFH
EH FFH 1110 1111 1111 FFH
FH FFH 1111 1111 1111 Thursday,FFH
19 January, 2017
26
 The 8080 was the first widely used microprocessor.

 It has 72 instructions. The 8085 is an enhanced
version of the 8080 with essentially the same
instruction set (both are designed by Intel Corp.).
 The SAP-1 instructions are upward compatible with
the 8080/8085 instruction set.
 In other words, the SAP-1 instructions LDA, ADD, SUB,
OUT, and HLT are 8080/8085 instructions.
 Learning SAP instructions is getting you ready for the
8080 and 8085, two widely used microprocessors.
27
 The control unit is the key to a computer's automatic
operation. The control unit generates the control words
that fetch and execute each instruction.
 While each instruction is fetched and executed, the
computer passes through different timing states (T
states), time intervals during which register contents
change.
 Ring Counter has an output of
T = T6T5T4T3T2T1
 At the beginning of a computer run, the ring word is
T = 00 0001 = T1
 Successive clock pulses produce, ring words of
28
 Successive clock pulses produce, ring words of
T = 000010 = T2
T = 000100 = T3
T = 001000 = T4
T = 010000 = T5
T = 100000 = T6
 Then, the ring counter resets to 00 00 01, and the cycle
repeats.
 Each ring word represents one T state.
 The initial state T1 starts with a negative clock edge and
ends with the next negative clock edge.
29
 During this T state, the T1 bit out of the ring counter is

high.
 During the next state, T2 is high; the following state has a
high T3; then a high T4; and so on.
 The ring counter produces six T states. Each instruction
is fetched and executed during these six T states.
 A positive CLK edge occurs midway through each T state.

30
Light Active, Dark  Inactive

31
 The T1 state is called the address state because the
address in the program counter (PC) is transferred to the
memory address register (MAR) during this state.
 During the address state, EP and L'M are active; all other
control bits are inactive. This means that the controller-
sequencer is sending out a control word of 5E3H during
this state
CON  CP  EP  LM  CE  L I  E I  L A  EA  SU  EU  LB  LO
= 0 1 0 1 1 1 1 0 0 0 1 1
= 5 E 3

32

33
 The T2 state is called the increment state because the
program counter is incremented.
 During the increment state, the controller-sequencer is
producing a control word of BE3H
 Only the CP bit is active in this state.
= 1 0 1 1 1 1 1 0 0 0 1 1
= B E 3

34

35
 The T3 state is called the memory state because the
addressed RAM instruction is transferred from the
memory to the instruction register.
 The only active control bits during this state are CE' and
LI , and the word out of the controller-sequencer is 263H
= 0 0 1 0 0 1 1 0 0 0 1 1
= 2 6 3

36
 The address, increment, and memory states are called the fetch
cycle of SAP-l.
 During the address state, EP and LM arc active; this means that
the program counter sets up the MAR via the W bus.
 A positive clock edge occurs midway through the address
state; this loads the MAR with the contents of the PC.
 During the increment state, CP is the only active control bit.
 This sets up the program counter to count positive clock
edges. Halfway through the increment state, a positive clock
edge hits the program counter and advances the count by 1.
 During the memory state, CE' and L'I are active. The addressed
RAM word sets up the instruction register via the W bus.
Midway through the memory state, a positive clock edge loads
the instruction register with the addressed RAM word.

37
 The next three states (T4, T5, and T6) are the execution
cycle of SAP-1.
 The register transfers during the execution cycle
depend on the particular instruction being executed.
 For instance. LDA 9H requires different register
transfers than ADD BH.
 What follows are the control routines for different
SAP-1 instructions.

38

39

40

41

42

43

44

45

46

47
 SAP1 has 6 T-states. These six T-states are called

machine cycle.

48
 The number of T-states needed to fetch and execute an

instruction is called instruction cycle.
 In SAP-1 machine cycle = instruction cycle.
 In SAP-2 and other microcomputers the instruction
cycle may equal two or more machine cycle.

49
 Register reliable loading has two conditions: setup

time and hold time
 First half: Setup time, Second Half: Hold Time
 To ensure valid data on W-bus (waiting first half)

50
 The controller-sequencer sends out control words, on

during each T state or clock cycle.
 These words are like directions telling the rest of the
computer what to do.
 Because it produces a small step in the data
processing, each control word is called a micro-
instruction.

51
 The instructions we have been programming with (LDA,
ADD, SUB, . . .) are sometimes called macro-instructions to
distinguish them from micro-instructions.
 Each SAP-1 macroinstruction is made up of three
microinstructions. For example, the LDA
macroinstruction consists of the three microinstructions
shown in the next Table.
 This table shows the SAP-1 macro-instruction and the
micro-instructions needed to carry it out.

Fetch and Execute Cycle of SAP-1
Macro Inst. T State Micro Operation Active CON
All T1 MAR ← PC L'M, EP 5E3H
Instructions 52
T2 PC← PC+1 CP BE3H
T3 IR ← RAM[MAR] CE', L‘I 263H
LDA T4 MAR ← IR(3…0) L'M, E‘I 1A3H
T5 ACC ← RAM[MAR] CE', L'A 2C3H
T6 None None 3E3H
ADD T4 MAR ← IR(3…0) L'M, E‘I 1A3H
T5 B ← RAM[MAR] CE', L'B 2E1H
T6 ACC ← ACC+B L'A, EU 3C7H
SUB T4 MAR ← IR(3…0) L'M, E‘I 1A3H
T5 B ← RAM[MAR] CE', L'B 2E1H
T6 ACC ← ACC – B L'A, SU, EU 3CFH
OUT T4 OUT ← ACC EA, L'O 3F2H
T5 None None 3E3H
T6 None None 3E3H
HLT T3 None HLT ' 263H
53
0001
0000
0010
0011
0100 0000 1000
SAP-1
Simulation
0000 1000
of Program
1111
0001 1111
0000
1110 1001
0101
1010
0011
LDA 9H
ADD AH 1010
1001
OUT
0000
0001
1110
1111
HLT
08
Computer
Halted
54
Acknowledgement:
Engr. Rashid Farid Chishti
Lecturer, Faculty of Engineering &
Technology
International Islamic university
Islamabad.
Mobile: 0321 5300 497
E-mail: chishti@iiu.edu.pk

55 Thursday, 19 January, 2017
SAP-2
Md. Aashikur Rahman Azim

Lecturer
CSE, BUET
Introduction
• SAP-2 is the next step in the evaluation toward
modern computers.
• It includes jump instructions.
Bidirectional Registers
• Either enable or load only active .
• During load input lines active output line float
• During Enable output lines active input line
float.
• Input and output pins are shorted.

• Single set of wires(path) between register and
w-bus.
Bidirectional Registers
LOAD
CLK
Enable
BUS
Architecture
Bus W
Ack Encoder
Hexa A
8
8
In Port 1 8 8 ALU 2 Flag
8
Ready 0
8
Serial In
7 In Port 2 8 TEMP
PC 16
8 B
MAR 16 8 C
16
Memory
8
MDR 8 8 Out Port 3 8 Hexa Disp
8 0
IR 8 Out Port 4 7
Serial Out
Ack
8
CON
Input port
Port 1 and Port 2
Port 1
• Hexadecimal keyboard encoder
• Sends ready signal to bit 0 of port 2 (indicates
the data in port 1 is valid)
Port 2
Serial In
Program Counter
16 bit address
Thus can count from

PC= 0000 0000 0000 0000
PC= 1111 1111 1111 1111(FFFFH)
LOW CLR’
MAR and MEMORY
16- bit address to MAR (From 0000H  FFFFH)
0000 H
ROM
07FF H
0800 H
• MAR OUTPUT to RAM RAM
• Memory Capacity(?????) FFFF H
• 2K ROM(0000H-07FFH) => Monitor Program

• 62K RAM(0800H-FFFFH)
Memory Data Register
• 8-bit Register
• Output setup RAM
• Receives data from the bus before write
operation
• Data to the bus after read operation
Instruction Register
• 8-bit op code
• Can accommodate 256 instruction
• Only 42 instruction
Controller Sequencer
As usual
• Generates the control words
(microinstructions)
• Has more hardware(larger number of
instruction)
• Control Word is bigger (CON)
Accumulator
Same as SAP-1
ALU and Flags
• ALU: Includes both arithmetic and logical
operation
• 4 or more control bits for determining the
operation to be performed
• Flag: Represent the status of the arithmetic and

logical operation
• Filp flops are used;
• Zero Flag(Z)
• Sign Flag(S)
Temp, B and C registers
• Temporary register (TEMP)
• Register B and C are used to move data during
program run and accessible to programmers.
Output Ports
2 output ports(3 and 4)
• Port 3 : Drives Hexadecimal display
• Port 4: sends ACKNOWLEDGE signals used to

hexadecimal encoder. (Handshaking)
Serial Out: Serial Transmission of data.
Microprocessor Instruction
LDA and STA
Eg:
LDA 2000H
STA 8000H
MVI
MVI-Move Immediate
MVI A,37H
MVI A,byte
MVI B,byte
MVI c, byte
Register Instruction
MOV
MOV A,B
MOV A,C
MOV B,A
MOV B,C
MOV C,A
MOV C,B
ADD and SUB
Eg ADD B /SUB B
ADD B
ADD C
SUB B
SUB C
INR and DCR
INR A/DCR A
INR B/DCR B
INR C/DCR C
Jump And Call Instruction
JMP
JMP 3000H
JM (Jump if Minus)
JZ(Jump if zero)
JNZ(Jump if not zero)
CALL
Subroutine ????
Call is used to call the subroutine

Ret
Return back from subroutine
Program Counter contents ????
-----stored in the last two location of memory
(FFFEH and FFFFH)
Logic Instruction
CMA-Complement the accumulator
ANA-And the accumulator with specified register
eg ANA B
ORA- OR the accumulator with specified register
eg ORA B
XRA- XOR the accumulator with specified register
eg XRA B
Logic Instruction Contd.
ANI: And Immediate
Eg ANI C7H (AND accumulator with immediate

data C7H)
ORI: OR immediate
Eg ORI C7H
XRI: XOR immediate
Eg XRI C7H
Other Instruction
• OUT (OUT byte eg: OUT 03H: accumulator to designated
port)
• HLT
• IN (Input : Enter the data from designated input port to
accumulator) eg: IN 02H
• NOP
• RAL(Rotate the accumulator left)
A=1011 0100 After execution
A=0110 1001
• RAR (Rotate the accumulator right)
A= 1011 0100
After execution
A=0101 1010
SAP-2 Op codes
Instruction Affecting Flags
T-States
• Fetch  3 T-States
• Execution  Different instruction requires
different # of T-States
• Ex: ADD B  4
• ANI byte  7
• CALL  18
• JM  10/7
Summary 1
Summary 2
Math-1
Solution of Math-1
Math-2
Solution of Math-2
Thank you
SAP-3
Md. Aashikur Rahman Azim

Lecturer
CSE, BUET
Introduction
• SAP-3 is an 8-bit microcomputer that is
upward compatible with 8085.
• SAP3 includes all SAP2 features.
• It includes stack operations.
SAP2 - Architecture
Bus W
Ack Encoder
Hexa A
8
8
In Port 1 8 8 ALU 2 Flag
8
Ready 0
8
Serial In
7 In Port 2 8 TEMP
PC 16
8 B
MAR 16 8 C
16
Memory
8
MDR 8 8 Out Port 3 8 Hexa Disp
8 0
IR 8 Out Port 4 7
Serial Out
Ack
8
CON
Architecture (Like as SAP2)
PC A
SP B C
D E
F H L
Program Counter
16 bit address
Thus can count from

PC= 0000 0000 0000 0000
PC= 1111 1111 1111 1111(FFFFH)
Memory Data Register
• 8-bit Register
• Output setup RAM
• Receives data from the bus before write
operation
• Data to the bus after read operation
Instruction Register
• 8-bit op code
• Can accommodate 256 instruction
• Around 246 instructions
Controller Sequencer
As usual  Like SAP2
Accumulator
Same as SAP-1
ALU and Flags
• ALU: Includes both arithmetic and logical
operation
• 4 or more control bits for determining the
operation to be performed
• Flag: Represent the status of the arithmetic and

logical operation
• 8-bit Register Used;
• Zero Flag(Z)
• Sign Flag(S)
• Carry Flag(CY)
• Parity Flag (P)
Temp
• Temporary register (TEMP)  like SAP2
Microprocessor Instructions
MOV & MVI
MOV reg1, reg2
reg1 = A, B, C, D, E, H, L
reg2 = A, B, C, D, E, H, L
MVI reg, byte

reg = A, B, C, D, E, H, L
Carry Flag (CY)
Carry Flag (CY) Contd.
1.Add  Carry
2.Sub  Borrow
Carry Flag Instructions
• STC  SeT Carry (CY =1)
• CMC  CompleMent Carry
• CY = 𝐶𝑌
ADD
ADD reg
ADC
ADC  ADD with Carry (CY).
SUB reg
Example: A = 1111 1111 E = 0000 0000 CY =1.

SBB E  1111 1111
+ 0000 0001
-----------------------------------------------
10000 0000
 At the End, CY = 1. A = 0000 0000
SUB
SUB reg
SBB
SBB  Subtract with borrow (CY).
SUB reg
Example: A = 1111 1111 E = 0000 0010 CY =1.

SBB E  1111 1111
- 0000 0011
-----------------------------------------------
1111 1100
Increment
INC reg
• INC has no effect on the carry.

Decrement
DEC reg
• DEC has no effect on the carry.

RAL & RAR
• RAL  Rotate All Left (a)
• RAR  Rotate All Right (b)
RLC & RRC
• RLC  Rotate Left with Carry (a)
• RRC  Rotate Right with Carry (b)
• Multiplication & Division
Logic Instructions
ANA reg
ORA reg
XRA reg
Compare Instruction
CMP reg
• Z flag effected after the operation
Arithmetic & Logic Immediate
ANI byte
ORI byte
XRI byte
ADI byte  ADD immediate

ACI byte  ADD with carry immediate
SUI byte  SUB immediate
SBI byte  SUB with borrow immediate
CPI byte  Compare Immediate
Parity Flag (P)
• P = 1, if A has EVEN number of ‘1’
• P = 0, otherwise
SAP2
JMP address
JM (Jump if Minus)
JZ(Jump if zero)
JNZ(Jump if not zero)
SAP3
• JP (Jump if positive)
• JC ( Jump id Carry)
• JNC ( Jump if not Carry)
• JPE (Jump if Even Parity)
• JPO (Jump if Odd Parity)
Extended Register
• Register pairs  16 bits
• 3 pairs (BC, DE and HL)
Extended Instructions
• X  for Extended instruction
LXI B, dble
LXI D, dble
LXI H, dble
Example: LXI B, 90FFH

B = 90H, C = FFH
• DAD instruction  Double ADD
DAD B
DAD D
DAD H
Here, default register Pair is HL, works like A for
extended ADD.
• INX & DCX instruction
INX B, INX D, INX H
DCX B, DCX D, DCX H
• No Flags will be effected after these

operations.
Indirect Instructions
• The HL register pair points to the memory
locations where data is stored, means HL is a
data pointer.
• LDA address and STA address
• HL = address
• Use HL pair to access memory location
Indirect Read
MOV reg, M
M = memory address
HL  M
Indirect Write
MOV M, reg
M = memory address
HL  M
Indirect Immediate Instructions
MVI M, byte
M = memory address
HL  M
Other Instructions by HL pointer
• ADD M
• ADC M
• SUB M
• SBB M
• INC M
• DEC M
• ANA M
• ORA M
• XRA M
• CMP M
STACK Instructions
• Begin Address: 20FFh
• End Address: 20E0h
• PUSH, POP
• Before call we need to store registers & Flags
PUSH B (BC)
PUSH D (DC)
PUSH H (HL)
PUSH PSW
PUSH operation
• When PUSH instruction is executed, the
following things happen:
– The SP is decremented to get a new value of SP-1
– The high byte in the specified register pair is
stored in M[SP-1]
– The SP is decremented again to get SP-2
– The low byte in the specified register pair is
stored in M[SP-2]
POP Operation
• When POP is executed, the following happens:
– REVESE of PUSH !!
Call & RET Instructions
CALL
Subroutine ????
Call is used to call the subroutine

Ret
Return back from subroutine
Program Counter contents and other values (FLAGS)
????
-----stored in the STACK
Conditional CALLs
• CNZ address
• CZ address
• CNC address
• CC address
• CPO address
• CPE address
• CP address
• CM address
Conditional RETURNs
• RNZ
• RZ
• RNC
• RC
• RPO
• RPE
• RP
• RM
Thank you

Sap PDF

Uploaded by

Document Informationclick to expand document information

Copyright:

Available Formats

Sap PDF

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Sap PDF

Uploaded by

Copyright:

Available Formats

1

Thursday, 19 January, 2017

 SAP-1 is the first stage in the evolution towards

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

 8-bit "W" bus.

Thursday, 19 January, 2017

 Instructions to be executed are placed at the starting addresses

Thursday, 19 January, 2017

 The MAR stores the (4-bit) address of data and

Thursday, 19 January, 2017

 In initial design, the RAM is a 16 x 8 static TTL RAM. It

Thursday, 19 January, 2017

 When the instruction is placed at W-bus from memory,

Thursday, 19 January, 2017

 SAP-1 uses a 2's complement adder-subtractor. When

Thursday, 19 January, 2017

 To add/sub two 8-bit numbers A and B, the

Thursday, 19 January, 2017

 To add/sub two 8-bit numbers A and B, the B register

Thursday, 19 January, 2017

 At the end of an arithmetic operation the accumulator

Thursday, 19 January, 2017

 The binary display is a row of eight light-emitting

Thursday, 19 January, 2017

 The 12 bits coming out of the Controller Sequencer

Thursday, 19 January, 2017

Thursday, 19 January, 2017

 LDA stands for "load the accumulator," A complete LDA

Thursday, 19 January, 2017

Thursday, 19 January, 2017

 SUB 9H means “subtract the data of memory location 9H from

Thursday, 19 January, 2017

 The instruction OUT tells the SAP-1 computer to

Thursday, 19 January, 2017

 HLT stands for halt. This instruction tells the computer

Thursday, 19 January, 2017

 LDA, ADD, and SUB are called memory-reference

Thursday, 19 January, 2017

Thursday, 19 January, 2017

 The 8080 was the first widely used microprocessor.

 During this T state, the T1 bit out of the ring counter is

Thursday, 19 January, 2017

Light Active, Dark  Inactive

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017

Thursday, 19 January, 2017