[go: up one dir, main page]
Scribd
Upload
293 views6 pages

Preguntas Cap3

The document discusses exercises about representing digital circuits using VHDL and black-box diagrams. It asks about the meaning of bundles, how they are shown in diagrams, why diagrams are useful, and contains exercises to write VHDL declarations for diagrams and provide diagrams for code as well as identify syntax errors in code.

Uploaded by

Alf Punk
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
293 views6 pages

Preguntas Cap3

The document discusses exercises about representing digital circuits using VHDL and black-box diagrams. It asks about the meaning of bundles, how they are shown in diagrams, why diagrams are useful, and contains exercises to write VHDL declarations for diagrams and provide diagrams for code as well as identify syntax errors in code.

Uploaded by

Alf Punk
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 6

3.

6 Exercises

1. What is referred to by the word bundle?

2. What is a common method of representing bundles in black-box diagrams?

3. Why is it considered a good approach to always draw a black-box diagram when using VHDL
to model digital circuits?

4. Write VHDL entity declarations that describe the following black-box diagrams:

5. Provide black-box diagrams that are defined by the following VHDL entity declarations:

6. The following two entity declarations contain two of the most common syntax errors made
in VHDL. What are they?
3.6 Exercises

1. What is referred to by the word bundle?

2. What is a common method of representing bundles in black-box diagrams?

3. Why is it considered a good approach to always draw a black-box diagram when using VHDL
to model digital circuits?

4. Write VHDL entity declarations that describe the following black-box diagrams:

5. Provide black-box diagrams that are defined by the following VHDL entity declarations:
6. The following two entity declarations contain two of the most common syntax errors made
in VHDL. What are they?

3.6 Exercises

1. What is referred to by the word bundle?

2. What is a common method of representing bundles in black-box diagrams?

3. Why is it considered a good approach to always draw a black-box diagram when using VHDL
to model digital circuits?

4. Write VHDL entity declarations that describe the following black-box diagrams:

5. Provide black-box diagrams that are defined by the following VHDL entity declarations:
6. The following two entity declarations contain two of the most common syntax errors made
in VHDL. What are they?

3.6 Exercises

1. What is referred to by the word bundle?

2. What is a common method of representing bundles in black-box diagrams?

3. Why is it considered a good approach to always draw a black-box diagram when using VHDL
to model digital circuits?

4. Write VHDL entity declarations that describe the following black-box diagrams:

5. Provide black-box diagrams that are defined by the following VHDL entity declarations:
6. The following two entity declarations contain two of the most common syntax errors made
in VHDL. What are they?

3.6 Exercises

1. What is referred to by the word bundle?

2. What is a common method of representing bundles in black-box diagrams?

3. Why is it considered a good approach to always draw a black-box diagram when using VHDL
to model digital circuits?

4. Write VHDL entity declarations that describe the following black-box diagrams:

5. Provide black-box diagrams that are defined by the following VHDL entity declarations:
6. The following two entity declarations contain two of the most common syntax errors made
in VHDL. What are they?

You might also like