[go: up one dir, main page]

Sato et al., 1999 - Google Patents

Formation of size-and position-controlled nanometer size Pt dots on GaAs and InP substrates by pulsed electrochemical deposition

Sato et al., 1999

View PDF
Document ID
4903840801436685740
Author
Sato T
Kaneshiro C
Hasegawa H
Publication year
Publication venue
Japanese journal of applied physics

External Links

Snippet

Attempts were made to form regular arrays of size-and position-controlled Pt-dots on GaAs and InP by combining an in situ electrochemical process with the electron beam (EB) lithography. This utilizes the precipitation of Pt nano-particles at the initial stage of …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26

Similar Documents

Publication Publication Date Title
US5202290A (en) Process for manufacture of quantum dot and quantum wire semiconductors
Sugimura et al. Chemical approach to nanofabrication: modifications of silicon surfaces patterned by scanning probe anodization
Snow et al. Fabrication of Si nanostructures with an atomic force microscope
US4968390A (en) High resolution deposition and etching in polymer films
Sugimura et al. Scanning probe anodization: nanolithography using thin films of anodically oxidizable materials as resists
Hasegawa et al. Electrochemical processes for formation, processing and gate control of III–V semiconductor nanostructures
Tomita et al. Surface electronic structure of semiconductor (p‐and n‐Si) electrodes in electrolyte solution
Iwasaki et al. Nanolithography on SiO2/Si with a scanning tunnelling microscope
Sato et al. Formation of size-and position-controlled nanometer size Pt dots on GaAs and InP substrates by pulsed electrochemical deposition
Hasegawa et al. Properties of nanometer-sized metal–semiconductor interfaces of GaAs and InP formed by an in situ electrochemical process
EP2192616A2 (en) Quantum semiconductor device and method for fabricating the same
Okada et al. Nanoscale oxidation of GaAs-based semiconductors using atomic force microscope
Sato et al. Current transport and capacitance–voltage characteristics of GaAs and InP nanometer-sized Schottky contacts formed by in situ electrochemical process
CN100364063C (en) Method for preparing porous indium phosphide semiconductor material by electrochemical corrosion
Yamada et al. Small mesas and holes in split‐gate quantum wires acting as ‘‘artificial impurities’’fabricated with scanning tunneling microscope
JP2001007315A (en) Method of forming quantum dots
Kaneshiro et al. Electrochemical etching of indium phosphide surfaces studied by voltammetry and scanned probe microscopes
Hwang et al. Efficient wet etching of GaN and p-GaN assisted with chopped UV source
Sato et al. Electrical properties of nanometer-sized Schottky contacts on n-GaAs and n-InP formed by in situ electrochemical process
Sugimura et al. Scanning probe anodization: Patterning of hydrogen‐terminated silicon surfaces for the nanofabrication of gold structures by electroless plating
Miura et al. Room temperature operation of amorphous carbon-based single-electron transistors fabricated by beam-induced deposition techniques
Lee et al. Fabrication of ultrasmall devices on thin active GaAs membranes
Diesinger et al. Submicron nickel deposition on silicon from an electrolytic solution controlled by near-field optics
Sato et al. Formation of nanometer-sized Schottky contacts on InP and related materials by in situ electrochemical process
Sato et al. The strong correlation between interface microstructure and barrier height in Pt/n-InP Schottky contacts formed by an in situ electrochemical process