[go: up one dir, main page]

Hanyu et al., 2017 - Google Patents

Beyond MRAM: Nonvolatile Logic‐in‐Memory VLSI

Hanyu et al., 2017

Document ID
379217069600036134
Author
Hanyu T
Endoh T
Ikeda S
Sugibayashi T
Kasai N
Suzuki D
Natsui M
Koike H
Ohno H
Publication year
Publication venue
Introduction to Magnetic Random‐Access Memory

External Links

Snippet

The combination of spintronic devices with semiconductor integrated circuits will enable the replacement of conventional dynamic random‐access memory (DRAM) with spin‐transfer torque magnetic random‐access memory (STT‐MRAM) and facilitate high‐performance, low …
Continue reading at onlinelibrary.wiley.com (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Trinh et al. Magnetic adder based on racetrack memory
Kang et al. In-memory processing paradigm for bitwise logic operations in STT–MRAM
Zhang et al. Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory
US9466363B2 (en) Integrated circuit
Parveen et al. HielM: Highly flexible in-memory computing using STT MRAM
Deng et al. Synchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction
He et al. Exploring a SOT-MRAM based in-memory computing for data processing
He et al. Exploring STT-MRAM based in-memory computing paradigm with application of image edge extraction
TW201618101A (en) Memory circuit
Yang et al. A novel computing-in-memory platform based on hybrid spintronic/CMOS memory
Hanyu et al. Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm
Amirany et al. High-performance and soft error immune spintronic retention latch for highly reliable processors
Vatankhahghadim et al. A variation-tolerant MRAM-backed-SRAM cell for a nonvolatile dynamically reconfigurable FPGA
Zhao et al. Racetrack memory based reconfigurable computing
Garzon et al. A low-energy DMTJ-based ternary content-addressable memory with reliable sub-nanosecond search operation
Kang et al. Spintronic logic-in-memory paradigms and implementations
Xue et al. An adaptive 3T-3MTJ memory cell design for STT-MRAM-based LLCs
Fathollahi et al. Ternary computing using a novel spintronic multi-operator logic-in-memory architecture
Najafi et al. Enabling normally-off in situ computing with a magneto-electric fet-based sram design
Tripathi et al. An 8T PA attack resilient NVSRAM for in-memory-computing applications
Parveen et al. IMCS2: Novel device-to-architecture co-design for low-power in-memory computing platform using coterminous spin switch
Angizi et al. Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices
Patil et al. Spintronic logic gates for spintronic data using magnetic tunnel junctions
Deng Design and development of low-power and reliable logic circuits based on spin-transfer torque magnetic tunnel junctions
US9659650B2 (en) Multistate register having a flip flop and multiple memristive devices