[go: up one dir, main page]

Sinha et al., 2001 - Google Patents

Current-sensing for crossbars

Sinha et al., 2001

Document ID
18427983129986958262
Author
Sinha M
Burleson W
Publication year
Publication venue
Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No. 01TH8558)

External Links

Snippet

Full crossbars provide a flexible solution to interconnectivity needed to support parallelism in modern FPGAs, VLIW architectures and on-chip, multiprocessors. Unfortunately, the speed and power consumption of these crossbars degrades drastically with increased connectivity …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Zhang et al. Low-swing on-chip signaling techniques: Effectiveness and robustness
Zhang et al. Low-swing interconnect interface circuits
US5955912A (en) Multiplexer circuits
Pretorius et al. Charge redistribution and noise margins in domino CMOS logic
Balamurugan et al. The twin-transistor noise-tolerant dynamic circuit technique
Dobbelaere et al. Regenerative feedback repeaters for programmable interconnections
Maheshwari et al. Differential current-sensing for on-chip interconnects
US6590423B1 (en) Digital circuits exhibiting reduced power consumption
Greub et al. High-performance standard cell library and modeling technique for differential advanced bipolar current tree logic
Maheshwari et al. Current sensing techniques for global interconnects in very deep submicron (VDSM) CMOS
Kong et al. Charge recycling differential logic (CRDL) for low power application
Sinha et al. Current-sensing for crossbars
Alarcón et al. Exploring very low-energy logic: A case study
Azimi et al. Ternary DDCVSL: a combined dynamic logic style for standard ternary logic with single power source
Al Zahrani et al. Glitch-free design for multi-threshold CMOS NCL circuits
Wijetunga High-performance crossbar design for system-on-chip
Peiravi et al. Noise‐immune dual‐rail dynamic circuit for wide fan‐in gates in asynchronous designs
US7683674B2 (en) T-switch buffer, in particular for FPGA architectures
Lu et al. A high-speed CMOS full-adder cell using a new circuit design technique-adaptively-biased pseudo-NMOS logic
Murthy et al. A novel design of multiplexer based full-adder cell for power and propagation delay optimizations
Kwan et al. Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic
Maheshwari et al. Current-sensing and repeater hybrid circuit technique for on-chip interconnects
Saha et al. A low-voltage, Low-Power 4-bit BCD adder, designed using the Clock Gated Power Gating, and the DVT scheme
Fairouz et al. Comparing leakage reduction techniques for an asynchronous network-on-chip router
Nezamfar et al. Energy–performance tunable logic