[go: up one dir, main page]

Suchanek et al., 2022 - Google Patents

Fail-Safe Logic Design Strategies within Modern FPGA Architectures.

Suchanek et al., 2022

View PDF
Document ID
18085999832239531699
Author
Suchanek A
Mannos T
Pluquellic J
Bal A
Publication year

External Links

Snippet

Fail-safe computing refers to computing systems that revert to a non-operational safe state when a fault occurs. In this paper, we investigate circuit level techniques as mitigation strategies for implementing fail-safe computing processes on field-programmable gate …
Continue reading at www.osti.gov (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/007—Fail-safe circuits

Similar Documents

Publication Publication Date Title
Unger Hazards, critical races, and metastability
Borecký et al. Parity driven reconfigurable duplex system
CN105277871A (en) Method and device for detecting error injection
JP5368926B2 (en) Programmable logic controller and fault diagnosis method in programmable logic controller
CN104715121B (en) The circuit safety design method that defence hardware Trojan horse based on triplication redundancy threatens
Leong et al. Aging monitoring with local sensors in FPGA-based designs
JP5198375B2 (en) Measuring apparatus and measuring method
Almukhaizim et al. Novel hazard-free majority voter for N-modular redundancy-based fault tolerance in asynchronous circuits
Jutman et al. Reliable health monitoring and fault management infrastructure based on embedded instrumentation and IEEE 1687
Suchanek et al. Fail-Safe Logic Design Strategies within Modern FPGA Architectures.
Straka et al. Modern fault tolerant architectures based on partial dynamic reconfiguration in fpgas
JP2006527848A (en) Timing closure monitoring circuit and method
Metra et al. On-line testing of transient and crosstalk faults affecting interconnections of FPGA-implemented systems
Niknahad et al. A study on fine granular fault tolerance methodologies for FPGAs
Butorina Self-testing checker design for incomplete m-out-of-n codes
Metra et al. On-line testing of transient faults affecting functional blocks of FCMOS, domino and FPGA-implemented self-checking circuits
Bastos et al. A new bulk built-in current sensor-based strategy for dealing with long-duration transient faults in deep-submicron technologies
Khairullah et al. Design and analysis of fault-tolerant sequential logic circuits for safety-critical applications
Panhofer et al. Optimization concepts for self-healing asynchronous circuits
McWilliam et al. Stuck-at Fault Resilience using Redundant Transistor Logic Gates
Floros et al. A pipeline architecture incorporating a low-cost error detection and correction mechanism
Panhofer et al. Fault tolerant four-state logic by using self-healing cells
El Shehaby et al. Study and comparison of qdi pipeline components’ sensitivity to permanent faults
Kshirsagar et al. A novel fault tolerant design and an algorithm for tolerating faults in digital circuits
US11169892B1 (en) Detecting and reporting random reset faults for functional safety and other high reliability applications