[go: up one dir, main page]

Weng et al., 1987 - Google Patents

A predictor/CAD model for buried-channel MOS transistors

Weng et al., 1987

Document ID
17081370050721463171
Author
Weng K
Yang P
Chern J
Publication year
Publication venue
IEEE transactions on computer-aided design of integrated circuits and systems

External Links

Snippet

An analytical predictor/CAD model for a short-channel buried-channel MOSFET is reported. The proposed model can be used to predict the anomalous threshold voltage shift associated with the short-channel buried-channel MOSFET. The characteristic is shown to …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5009Computer-aided design using simulation
    • G06F17/5036Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861Retrieval from the Internet, e.g. browsers
    • G06F17/30899Browsing optimisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50Computer-aided design
    • G06F17/5068Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78Power analysis and optimization
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface

Similar Documents

Publication Publication Date Title
Yang et al. SPICE modeling for small geometry MOSFET circuits
Tsividis et al. Problems in precision modeling of the MOS transistor for analog applications
Yu et al. Statistical performance modeling and parametric yield estimation of MOS VLSI
Cheng et al. MOSFET modeling & BSIM3 user’s guide
US7216320B2 (en) Delta-geometry timing prediction in integrated circuit fabrication
US5761082A (en) Method for manufacturing an integrated circuit
JP2003264242A (en) Method for modeling integrated circuit and integrated circuit
Mees et al. Device modeling by radial basis functions
Simas et al. Experimental characterization of power VDMOS transistors in commutation and a derived model for computer-aided design
Weng et al. A predictor/CAD model for buried-channel MOS transistors
Tsao et al. A fast-timing simulator for digital MOS circuits
Jeng et al. A deep-submicrometer MOSFET model for analog/digital circuit simulations
Wan et al. Temperature dependence modeling for MOS VLSI circuit simulation
Turchetti et al. A CAD-oriented analytical MOSFET model for high-accuracy applications
Imam et al. Threshold voltage model for deep-submicron fully depleted SOI MOSFETs with back gate substrate induced surface potential effects
Silburt et al. An efficient MOS transistor model for computer-aided design
Cox et al. New implicit integration method for efficient latency exploitation in circuit simulation
Mar et al. Substrate current modeling for circuit simulation
Taylor et al. A description of MOS internodal capacitances for transient simulations
Divekar et al. A depletion-mode MOSFET model for circuit simulation
Wu et al. An efficient timing model for CMOS combinational logic gates
Shen et al. An analytical IGBT model for power circuit simulation
Simard-Normandin Channel length dependence of the body-factor effect in NMOS devices
Wakita et al. Verification of overlap and fringing capacitance models for MOSFETs
Yu et al. An Extension to Newton's Method in Device Simulators--On An Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess