[go: up one dir, main page]

Morgenshtein et al., 2005 - Google Patents

Low-leakage repeaters for NoC interconnects

Morgenshtein et al., 2005

View PDF
Document ID
16644598869346876641
Author
Morgenshtein A
Cidon I
Kolodny A
Ginosar R
Publication year
Publication venue
2005 IEEE International Symposium on Circuits and Systems

External Links

Snippet

Several low-leakage repeater circuits for network-on-chip (NoC) interconnects are presented and analyzed for various utilization rates. The recently proposed staggered-Vt (SVT) repeater is compared with the novel dual-Vt domino (DTD) repeaters and sleep …
Continue reading at www.ee.technion.ac.il (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines

Similar Documents

Publication Publication Date Title
Nedovic et al. Dual-edge triggered storage elements and clocking strategy for low-power systems
EP1863177A2 (en) Recycling charge to reduce energy consumption during mode transition
Mineo et al. On-chip communication energy reduction through reliability aware adaptive voltage swing scaling
Morgenshtein et al. Low-leakage repeaters for NoC interconnects
Khan et al. 2 GHz low power double edge triggered flip-flop in 65nm CMOS technology
Sakthivel et al. MATHA: Multiple sense amplifiers with transceiver for high performance improvement in NoC Architecture
Katreepalli et al. Energy-efficient synchronous counter design with minimum hardware overhead
Kim et al. Ultralow-voltage power gating structure using low threshold voltage
Yadav et al. Performance comparison of ONOFIC and LECTOR based approaches for Leakage Power Reduction
Ciccarelli et al. Low leakage circuit design for FPGAs
Rao et al. Approaches to run-time and standby mode leakage reduction in global buses
Prasanthkumar et al. A Power-Efficient Clock Distribution Network with Novel Repeater
Singh et al. Self-timed regenerators for high-speed and low-power on-chip global interconnect
Vo Comparative study on power gating techniques for lower power delay product, smaller power loss, faster wakeup time
Weerasekera et al. Minimal-power, delay-balanced SMART repeaters for global interconnects in the nanometer regime
Dadoria et al. New leakage reduction techniques for FinFET technology with its application
Akl et al. Transition skew coding: A power and area efficient encoding technique for global on-chip interconnects
CN104639116B (en) High-speed low-power multi-threshold synchronous set-reset D-type flip-flop
Kwan et al. Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic
Gundu et al. Novel low leakage and energy efficient dual-pullup/dual-pulldown repeater
Singh et al. Dynamically pulsed MTCMOS with bus encoding for reduction of total power and crosstalk noise
Korshunov et al. Active-mode leakage power optimization using state-preserving techniques
Elshennawy et al. An asynchronous network-on-chip router with low standby power
Wang et al. Analysis on the low-power integrated circuit technology
Akl et al. Wiring-area efficient simultaneous bidirectional point-to-point link for inter-block on-chip signaling