[go: up one dir, main page]

Katoch et al., 2005 - Google Patents

High speed current-mode signaling circuits for on-chip interconnects

Katoch et al., 2005

Document ID
16337007182885107942
Author
Katoch A
Veendrick H
Seevinck E
Publication year
Publication venue
2005 IEEE International Symposium on Circuits and Systems

External Links

Snippet

As the technology scales, the global wire delay becomes a major bottleneck in realizing high performance SOCs. Apart from the technological efforts being made to overcome this problem, it is necessary to develop new circuit design techniques. This paper presents three …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits

Similar Documents

Publication Publication Date Title
Katoch et al. High speed current-mode signaling circuits for on-chip interconnects
Knight et al. A self-terminating low-voltage swing CMOS output driver
US7102380B2 (en) High speed integrated circuit
TWI514767B (en) A data-driven charge-pump transmitter for differential signaling
Larsson di/dt Noise in CMOS Integrated Circuits
Dehlaghi et al. A 0.3 pJ/bit 20 Gb/s/wire parallel interface for die-to-die communication
Fluhr et al. The 12-core power8™ processor with 7.6 tb/s io bandwidth, integrated voltage regulation, and resonant clocking
CN111052240A (en) Device with Data Receiver with Real Time Clock Decoding Decision Feedback Equalizer
Lam et al. Simultaneous bidirectional signalling for IC systems
US5818261A (en) Pseudo differential bus driver/receiver for field programmable devices
Islam et al. Low-power clock distribution using a current-pulsed clocked flip-flop
Mo et al. Design methodologies for low-jitter CMOS clock distribution
Narasimhan et al. A low-swing differential signalling scheme for on-chip global interconnects
US20120200159A1 (en) Semiconductor device
US10097168B2 (en) Current-mode clock distribution
Suzuki et al. A bipolar monolithic multigigabit/s decision circuit
Katoch et al. Fast signal propagation for point to point on-chip long interconnects using current sensing
US20060119380A1 (en) Integrated circuit input/output signal termination with reduced power dissipation
Bashirullah et al. A hybrid current/voltage mode on-chip signaling scheme with adaptive bandwidth capability
Ebrahimi Jarihani et al. A 16 Gbps, Full-Duplex Transceiver over Lossy On-Chip Interconnects in 28 nm CMOS Technology.
US20070229115A1 (en) Method and apparatus for correcting duty cycle error in a clock distribution network
Dave et al. Energy efficient current-mode signaling scheme
Kaur et al. Crosstalk minimization for coupled RLC interconnects using bidirectional buffer and shield insertion
Dave et al. Low-power current-mode transceiver for on-chip bidirectional buses
Dave et al. Low power current mode receiver with inductive input impedance