Park et al., 1991 - Google Patents
A charge sheet capacitance model of short channel MOSFETs for SPICEPark et al., 1991
- Document ID
- 16261160406947044205
- Author
- Park H
- Ko P
- Hu C
- Publication year
- Publication venue
- IEEE transactions on computer-aided design of integrated circuits and systems
External Links
Snippet
An analytic charge sheet capacitance model for short-channel MOSFETs is derived and implemented in SPICE. It is based on a surface potential formulation which computes the approximate surface potential without iterations. The DC current, charges, and their first and …
- 235000013599 spices 0 title abstract description 20
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Park et al. | A charge sheet capacitance model of short channel MOSFETs for SPICE | |
Veeraraghavan et al. | A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CAD | |
Miura-Mattausch et al. | Unified complete MOSFET model for analysis of digital and analog circuits | |
Liu et al. | Threshold voltage model for deep-submicrometer MOSFETs | |
Meyer | MOS models and circuit simulation | |
Chan et al. | A robust and physical BSIM3 non-quasi-static transient and AC small-signal model for circuit simulation | |
Shur et al. | Unified MOSFET model | |
Inokawa et al. | A compact analytical model for asymmetric single-electron tunneling transistors | |
Toh et al. | An engineering model for short-channel MOS devices | |
Cheng et al. | A physical and scalable IV model in BSIM3v3 for analog/digital circuit simulation | |
Quader et al. | A bidirectional NMOSFET current reduction model for simulation of hot-carrier-induced circuit degradation | |
Sheu et al. | An MOS transistor charge model for VLSI design | |
El-Banna et al. | A simple analytical model for hot-carrier MOSFETs | |
Chatterjee et al. | A submicron DC MOSFET model for simulation of analog circuits | |
Tanizawa et al. | A complete substrate current model including band-to-band tunneling current for circuit simulation | |
Huang et al. | A robust physical and predictive model for deep-submicrometer MOS circuit simulation | |
Iniguez et al. | A physically-based C/sub/spl infin//-continuous model for accumulation-mode SOI pMOSFETs | |
Van der Tol et al. | Buried-channel MOSFET model for SPICE | |
Sansen et al. | A simple model of ion-implanted JFETs valid in both the quadratic and the subthreshold regions | |
Chow et al. | An improved analytical short-channel MOSFET model valid in all regions of operation for analog/digital circuit simulation | |
Tarnovskii et al. | Modeling of the gate junction in GaAs MESFETs | |
McMacken et al. | Analytic and iterative transit-time models for VLSI MOSFETs in strong inversion | |
Wong et al. | JFET circuit simulation using SPICE implemented with an improved model | |
Cho et al. | An accurate intrinsic capacitance modeling for deep submicrometer MOSFET's | |
Chung | A complete model of the IV characteristics for narrow-gate MOSFETs |