[go: up one dir, main page]

Xiang et al., 2022 - Google Patents

High Inheritability and Flexibility Smarttest8 Testmethod Library on Ultra-High-Speed Serdes Measurement

Xiang et al., 2022

Document ID
15549766374508469296
Author
Xiang J
Xiao Y
Sun J
Xia Q
Fang Y
Publication year
Publication venue
2022 China Semiconductor Technology International Conference (CSTIC)

External Links

Snippet

Compatibility with new test head cards, diversification of program development supported by open source of native Code, likewise, highly efficient test time reduction (TTR) and cost cutting, the Smartest8 is a growing trend for automatic test. SerDes, the high-speed …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31903—Tester hardware, i.e. output processing circuit tester configuration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3636—Software debugging by tracing the execution of the program
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuit
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H04L12/26—Monitoring arrangements; Testing arrangements
    • H04L12/2697—Testing equipment; Routine testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details

Similar Documents

Publication Publication Date Title
JP6404467B2 (en) Duty cycle based timing margining for I/O AC timing
US7484188B2 (en) On-chip test circuit and method for testing of system-on-chip (SOC) integrated circuits
US20210374023A1 (en) Flexible interface
US9996439B2 (en) Self-error injection technique for point-to-point interconnect to increase test coverage
Vo et al. Design for board and system level structural test and diagnosis
US9728273B2 (en) Embedded memory testing using back-to-back write/read operations
US8972806B2 (en) Self-test design for serializer / deserializer testing
Xiang et al. High Inheritability and Flexibility Smarttest8 Testmethod Library on Ultra-High-Speed Serdes Measurement
US6615378B1 (en) Method and apparatus for holding failing information of a memory built-in self-test
CN113055247B (en) Loopback test method and device for multi-channel high-speed transceiver of FPGA
US11693461B1 (en) Module reset circuit, reset unit and SoC reset architecture
CN113868134B (en) A debugging circuit for expanding I2C pins
KR100776399B1 (en) Method and apparatus for experimenting external memory by in-memory self test
CN114528034B (en) Loading circuit, method and system
US7610532B2 (en) Serializer/de-serializer bus controller interface
Lyons et al. The implementation and application of a protocol aware architecture
US20050076279A1 (en) Method and system for using statistical signatures for testing high-speed circuits
US10725097B2 (en) Platform component interconnect testing
US20250208195A1 (en) Method and apparatus to select a portion of serial test data received from an integrated circuit to capture during test of the integrated circuit
US7043392B2 (en) Interpolator testing system
EP4042173B1 (en) System and method for access control of a plurality of instruments embedded in a semiconductor device
US11467620B1 (en) Architecture and methodology for tuning clock phases to minimize latency in a serial interface
Zhou et al. Test Method for Interlaken Interface Based on DRP
Yeung et al. Novel Test Infrastructure and Methodology Used for Accelerated Bring-Up and In-System Characterization of the Multi-Gigahertz Interfaces on the Cell Processor
Koutsikas et al. Testing a communications driver for the IEEE 1394 high speed serial bus standard