Beldachi et al., 2014 - Google Patents
Accurate power control and monitoring in ZYNQ boardsBeldachi et al., 2014
View PDF- Document ID
- 1398199461468225085
- Author
- Beldachi A
- Nunez-Yanez J
- Publication year
- Publication venue
- 2014 24th International Conference on Field Programmable Logic and Applications (FPL)
External Links
Snippet
ZYNQ devices combine a dual-core ARM Cortex A9 processor and a FPGA fabric in the same die and in different power domains. In this paper we investigate the run-time power scaling capabilities of these devices using of-the-shelf boards and proposed accurate and …
- 238000000034 method 0 abstract description 12
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Action, measure or step performed to reduce power consumption
- G06F1/3296—Power saving by lowering supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
- Y02B60/10—Energy efficient computing
- Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
- Y02B60/1278—Power management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
- Y02B60/10—Energy efficient computing
- Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
- Y02B60/1207—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply acting upon the main processing unit
- Y02B60/1217—Frequency modification
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Beldachi et al. | Accurate power control and monitoring in ZYNQ boards | |
TWI658467B (en) | Apparatus for dual supply memory, system and method therefor | |
TWI621010B (en) | Integrated circuit device and method of generating power traces | |
Godycki et al. | Enabling realistic fine-grain voltage scaling with reconfigurable power distribution networks | |
Salehi et al. | A hardware platform for evaluating low-energy multiprocessor embedded systems based on COTS devices | |
US9910477B2 (en) | FPGA power management system | |
TWI633491B (en) | Deterministic current based frequency optimization of processor chip | |
US10901490B2 (en) | Operating point controller for circuit regions | |
CN106662902B (en) | Multi-domain heterogeneous process-voltage-temperature tracking for integrated circuit power reduction | |
US10409936B2 (en) | Method and apparatus for modelling power consumption of integrated circuit | |
Nabina et al. | Adaptive voltage scaling in a dynamically reconfigurable FPGA-based platform | |
US11960340B2 (en) | Performance management during power supply voltage droop | |
Akgün et al. | Resource efficient dynamic voltage and frequency scaling on Xilinx FPGAs | |
Akgün et al. | Power-aware computing systems on FPGAs: A survey | |
US20150261648A1 (en) | Power monitoring system for virtual platform simulation | |
KR20180051648A (en) | Power-aware CPU power grid design | |
Beldachi et al. | Run‐time power and performance scaling in 28 nm FPGAs | |
US9300293B2 (en) | Fault detection for a distributed signal line | |
Nunez-Yanez et al. | Run-time power and performance scaling with CPU-FPGA hybrids | |
Nunez-Yanez | Energy proportional computing in commercial FPGAs with adaptive voltage scaling | |
Macko et al. | Power-management high-level synthesis | |
Martirosyan et al. | A power based memory BIST grouping methodology | |
Harinarayan et al. | Automated Full Chip SPICE simulations with self-checking assertions for last mile verification & first pass Silicon of mixed signal SoCs | |
Nunez-Yanez et al. | Run-time power and performance scaling in 28 nm FPGAs | |
Dutta et al. | A comprehensive review of embedded system design aspects for rural application platform |