[go: up one dir, main page]

Wang et al., 2011 - Google Patents

Capacitance calculation for a shared-antipad via structure using an integral equation method based on partial capacitance

Wang et al., 2011

View PDF
Document ID
13693929191217486581
Author
Wang H
Ruehli A
Fan J
Publication year
Publication venue
2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems

External Links

Snippet

An integral equation method used for capacitance extraction for axially symmetric geometries is extended in this paper to calculate the via-plane capacitances in shared- antipad via structures, by changing the circular ring cells to arc ones. The proposed method …
Continue reading at scholarsmine.mst.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5086—Mechanical design, e.g. parametric or variational design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/02—Component-based CAD
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Yu et al. RWCap: A floating random walk solver for 3-D capacitance extraction of very-large-scale integration interconnects
US11288434B2 (en) System and method for obfuscation of electronic circuits
Okhmatovski et al. A three-dimensional precorrected FFT algorithm for fast method of moments solutions of the mixed-potential integral equation in layered media
CN103473402B (en) Spatial management data generation method for IC interconnect capacitance parameter extraction
Zhai et al. The 2‐D boundary element techniques for capacitance extraction of nanometer VLSI interconnects
Shringarpure et al. On finding the optimal number of decoupling capacitors by minimizing the equivalent inductance of the PCB PDN
Wang et al. Capacitance calculation for a shared-antipad via structure using an integral equation method based on partial capacitance
Kasai et al. Neural network-based 3D IC interconnect capacitance extraction
EP4449294A1 (en) Integrated circuit interconnect shape optimizer
US9213797B2 (en) Method, system and computer program product for designing semiconductor device
Li et al. MultiAIM: Fast electromagnetic analysis of multiscale structures using boundary element methods
CN105930572B (en) A kind of pre- depicting method of multimedium towards the emulation of touch screen capacitance
Serafy et al. Geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs
CN108733869B (en) A large-scale three-dimensional integrated circuit partition method and device
Wang et al. Capacitance calculation for via structures using an integral equation method based on partial capacitance
Ren et al. 3-D capacitance extraction of IC interconnects using field solvers and homogenization technique
CN104573146B (en) Clock signal transmission adjusting method and related integrated circuit structure
CN103116663B (en) Method for filling redundant metal and method for establishing redundant metal filling mode lookup table
CN104376135A (en) Plane boundary surface charge density extraction method combined with boundary integral equation method and random method
KR102837747B1 (en) Integrated Circuit Interconnect Shape Optimizer
Lee et al. Enhanced Modeling Method of Package Power Distribution Network (PDN) for Multiple Power Domain 3D-ICs
Yu et al. Improved 3-D hierarchical interconnect capacitance extraction for the analog integrated circuit
Li et al. A Novel Semi-Analytical Method for Capacitance Extraction of Interconnects in Multilayer Dielectrics
Li et al. A Hybrid Boundary Element and Analytical Method (BEAM) for Efficient Capacitance Extraction in Multilayer Dielectrics
Hsiao et al. Efficient capacitance solver for 3D interconnect based on template-instantiated basis functions