[go: up one dir, main page]

WO2012134585A1 - Methods of forming secured metal gate antifuse structures - Google Patents

Methods of forming secured metal gate antifuse structures Download PDF

Info

Publication number
WO2012134585A1
WO2012134585A1 PCT/US2011/067869 US2011067869W WO2012134585A1 WO 2012134585 A1 WO2012134585 A1 WO 2012134585A1 US 2011067869 W US2011067869 W US 2011067869W WO 2012134585 A1 WO2012134585 A1 WO 2012134585A1
Authority
WO
WIPO (PCT)
Prior art keywords
gate
diode
metal fuse
fuse
contact
Prior art date
Application number
PCT/US2011/067869
Other languages
French (fr)
Inventor
Xianghong Tong
Zhanping Chen
Walid M. Hafez
Zhiyong Ma
Sarvesh H. Kulkarni
Kevin X. Zhang
Matthew B. PEDERSEN
Kevin D. Johnson
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of WO2012134585A1 publication Critical patent/WO2012134585A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
    • H10B20/25—One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D8/00—Diodes

Definitions

  • Fuses may provide a convenient way of encoding information permanently in a device, such as for purposes of redundancy, unit identification, providing allowed operating ranges, for example. Fuses can also be used to adjust the speed of a circuit by adjusting the resistance of the current path, for example.
  • An integrated circuit device for example a microprocessor, may contain sensitive information stored in programmed fuses. A concern with conventional fuse arrays, however, is that voltage contrasts between blown and un-blown fuses could be detectable by hackers or counterfeiters with malevolent motives.
  • FIG. 1 represents a structure according to an embodiment.
  • FIG. 2 represents a structure according to the Prior Art.
  • FIG. 3 represents a structure according to an embodiment.
  • FIG. 4 represents a flow chart according to an embodiment.
  • FIG. 5 represents a system according to an embodiment.
  • FIG. 6 represents a structure according to the Prior Art.
  • microelectronic structure such as a metal gate anti-fuse structure
  • Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.
  • Embodiments of the invention herein enable enhanced security of electronic data within fuse array circuits which may be sensitive.
  • FIG. 6 depicts a portion of a Prior Art anti fuse circuit structure 1 10.
  • a programming PMOS device 1 19 comprises source/drain structures 1 13', 1 15' and a gate structure 1 12', wherein the gate structure 1 12' may comprise a metal gate structure 1 12'.
  • the PMOS device 1 19 may be disposed adjacent a fuse gate structure 121 .
  • the fuse gate structure 121 may comprise source/drain structures 1 13, 1 15 and a gate structure 1 12, which may be a metal gate structure 1 12.
  • the fuse gate 121 may be programmed, wherein the gate structure 1 12 of the fuse gate 121 may experience a gate 1 12 oxide junction breakdown, and act as a diode 1 14 within the fuse gate structure 121 .
  • a programming PMOS device 1 19' comprises source/drain structures 1 13"', 1 15"' and a gate structure 1 12"', wherein the gate structure 1 12"' may comprise a metal gate structure 1 12"'.
  • the PMOS device 1 19' may be disposed adjacent a fuse gate structure 121 ', comprising source/drain structures 1 13", 1 15" and a metal gate structure 1 12".
  • the fuse gate 121 ' may be un-programmed in this case, wherein the fuse gate 121 ' may experience a build-up of charge 1 16 on/within the fuse gate 121 '.
  • the prior art anti-fuse circuit structures 1 10 In the prior art anti-fuse circuit structures 1 10,
  • FIG. 1 depicts an embodiment of the invention depicting a portion of an anti-fuse circuit structure 109 , wherein a programming PMOS device 108 comprises source/drain structures 103', 105' and a gate structure 102', wherein the gate structure 102' may comprise a metal gate structure 102'.
  • the PMOS device 108 may be disposed adjacent a fuse gate structure 107, that may comprise a metal fuse gate structure 107.
  • the metal fuse gate structure 107 may comprise source/drain structures 103, 105 and a gate structure 102, such as a metal gate structure 102.
  • the metal fuse gate 107 may comprise a conductive trace 1 1 1 that may be disposed between the gate structure 102 of the metal fuse gate structure 107 and the source/drain structure 103' of the PMOS device 108.
  • the conductive trace 1 1 1 may comprise a metal trace coupling the fuse gate structure 107 and the PMOS device 108.
  • the metal trace 1 1 1 between the metal fuse gate structure 107 and PMOS device 108 may comprise a portion of a parallel diode 1 18 within the fuse gate structure 107 that may serve to make the charge dissipation rate the same for the cases when the fuse gate 107 is either programmed or un-programmed.
  • the diode 1 18 provides a parallel electrical path to dissipate the charge on an un-programmed fuse gate structures 107.
  • the diode 1 18 may be added in such a way that there is no net electrical impact to the programming and functioning of the anti-fuse circuit 109, because the diode 1 18 added may be part of/coupled with the programming PMOS device 108
  • an electrical connection between the metal fuse gate 107 and the parallel diode 1 18 may be at the same metallization level of the metal fuse gate 107 within the anti- fuse circuit 109.
  • the diodel 18 may be disposed between a contact of the metal fuse gate (such as a gate 102 contact) and a contact of the PMOS device (such as a source/drain contact 103'), wherein the diode 1 18 couples the contact of the metal fuse gate 107 to the contact of the PMOS device 108.
  • connection/metal trace 1 1 1 between the fuse gate 107 and the diode 1 18 may be at the same level (i.e., at the same level of metallization), therefore making the removal of the connection/metal line 1 1 1 to establish a voltage contrast between programmed and un-programmed fuse structures (for example, during a product tear down for reverse engineering purposes) very difficult, if not impossible.
  • use of a diode in parallel with the metal gate anti-fuse may be realized by forming a metal fuse gate level local connection, and may serve to prevent gate isolation by de-processing/reverse engineering techniques, such as but not limited to voltage contrast reverse engineering techniques.
  • FIG. 2 depicts a portion of an anti-fuse circuit according to the Prior Art.
  • the anti-fuse circuit 209 design shows strong voltage contrast between programmed 202 and un-programmed 204 fuse bits.
  • the difference between the programmed 202 and the un-programmed 204 fuse bits is due to the difference in charge dissipation rate between the prior art programmed/un-programmed fuse bit 202, 204.
  • FIG. 3 depicts a portion of an anti-fuse circuit 309 according to the embodiments herein, wherein there is no voltage contrast seen between the programmed 302 and the un-programmed 304 fuse bits.
  • FIG. 4 depicts a method according to an embodiment.
  • a metal fuse gate may be formed adjacent to a PMOS programming gate, wherein the metal fuse gate adjacent the PMOS programming gate comprises a portion of an anti-fuse circuit .
  • a conductive trace may be formed between a gate contact of the metal fuse gate and a source/drain contact of the PMOS programming gate, to form a parallel diode within the metal fuse gate.
  • FIG. 5 shows a computer system according to an embodiment of the invention.
  • System 500 includes a processor 510, a memory device 520, a memory controller 530, a graphics controller 540, an input and output (I/O) controller 550, a display 552, a keyboard 554, a pointing device 556, and a peripheral device 558, all of which may be communicatively coupled to each other through a bus 560, in some embodiments.
  • Processor 510 may be a general purpose processor or an application specific integrated circuit (ASIC).
  • I/O controller 550 may include a communication module for wired or wireless communication.
  • Memory device 520 may be a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, a flash memory device, or a combination of these memory devices. Thus, in some embodiments, memory device 520 in system 500 does not have to include a DRAM device.
  • One or more of the components shown in system 500 may include one or more metal gate anti-fuse circuits, such as the metal gate anti-fuse structures of the various embodiments herein, such as those depicted in FIG. 1 , by illustration and not limitation.
  • processor 510, or memory device 520, or at least a portion of I/O controller 550, or a combination of these components may be included in an integrated circuit package that includes at least one embodiment of the various metal gate anti-fuse circuits presented herein.
  • memory device 520 may be used in some cases to provide long-term storage for the executable instructions for a method for forming metal gate anti- fuse circuits in accordance with embodiments of the present invention, and in other embodiments may be used to store on a shorter term basis the executable instructions of methods for forming metal gate anti-fuse circuits in accordance with embodiments of the present invention during execution by processor 510.
  • the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example.
  • memory device 520 may supply the processor 510 with the executable instructions for execution.
  • System 500 may include computers (e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.), wireless communication devices (e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.),
  • computers e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.
  • wireless communication devices e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.
  • computer-related peripherals e.g., printers, scanners, monitors, etc.
  • entertainment devices e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, camcorders, digital cameras, MP3 (Motion Picture Experts Group, Audio Layer 3) players, video games, watches, etc.), and the like.
  • Benefits of the embodiments herein include providing for security of electronic data/information within fuse arrays of an anti-fuse circuit which may be sensitive (may be in need of security protection etc.).
  • the embodiments may provide enhanced security for secured memory devices using/comprising fuse technologies, for example, and any other devices that may employ secured fuse arrays.
  • Prior art anti-fuse circuits have been based on gate oxide breakdown using polysilicon gates, such as programmable read only memory (PROM). The polysilicon anti-fuse has been used for both secure fuses and non- fuses.
  • prior art anti-fuse circuit content can easily be detected using voltage contrast technique.
  • the various embodiments presented herein utilize a diode at the same layer as the metal fuse gate to prevent charge buildup on the un- programmed devices, thus eliminating the voltage contrast between the programmed and un-programmed bits, making the metal gate anti-fuse circuit of the embodiments presented herein secure.
  • Embodiments enable the elimination of voltage contrast de-processing (reverse engineering) of un-programmed bits that can be used by hackers to decode a fuse array circuit.
  • Embodiments provide packaging, assembly, test and/or design solutions/applications for CPU's/processors, chipsets, graphics devices, wireless devices, multi-chip/3D packages including CPU in combination with other devices such as memory (e.g., flash/DRAM/SRAM/etc.) and boards (e.g., motherboards, etc.).

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • General Engineering & Computer Science (AREA)

Abstract

Methods of forming and using a microelectronic structure are described. Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.

Description

METHODS OF FORMING SECURED METAL GATE ANTIFUSE STRUCTURES
BACK GROUND
The use of fuses in microelectronic circuits is widespread. Fuses may provide a convenient way of encoding information permanently in a device, such as for purposes of redundancy, unit identification, providing allowed operating ranges, for example. Fuses can also be used to adjust the speed of a circuit by adjusting the resistance of the current path, for example. An integrated circuit device, for example a microprocessor, may contain sensitive information stored in programmed fuses. A concern with conventional fuse arrays, however, is that voltage contrasts between blown and un-blown fuses could be detectable by hackers or counterfeiters with malevolent motives.
BRIEF DESCRIPTION OF THE DRAWINGS
While the specification concludes with claims particularly pointing out and distinctly claiming certain embodiments, the advantages of the embodiments can be more readily ascertained from the following description when read in conjunction with the accompanying drawings in which:
FIG. 1 represents a structure according to an embodiment.
FIG. 2 represents a structure according to the Prior Art.
FIG. 3 represents a structure according to an embodiment.
FIG. 4 represents a flow chart according to an embodiment.
FIG. 5 represents a system according to an embodiment.
FIG. 6 represents a structure according to the Prior Art.
DETAILED DESCRIPTION
In the following detailed description, reference is made to the
accompanying drawings that show, by way of illustration, specific embodiments in which the embodiments may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the embodiments. It is to be understood that the various embodiments, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from the spirit and scope of the embodiments. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the embodiments is defined only by the appended claims,
appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.
Methods and associated structures of forming and utilizing a
microelectronic structure, such as a metal gate anti-fuse structure, are described. Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device. Embodiments of the invention herein enable enhanced security of electronic data within fuse array circuits which may be sensitive.
FIG. 6 depicts a portion of a Prior Art anti fuse circuit structure 1 10. In the anti fuse circuit structure 1 10, a programming PMOS device 1 19 comprises source/drain structures 1 13', 1 15' and a gate structure 1 12', wherein the gate structure 1 12' may comprise a metal gate structure 1 12'. The PMOS device 1 19 may be disposed adjacent a fuse gate structure 121 . The fuse gate structure 121 may comprise source/drain structures 1 13, 1 15 and a gate structure 1 12, which may be a metal gate structure 1 12. The fuse gate 121 may be programmed, wherein the gate structure 1 12 of the fuse gate 121 may experience a gate 1 12 oxide junction breakdown, and act as a diode 1 14 within the fuse gate structure 121 .
In an un-programmed portion of the anti fuse circuit structure 1 17, a programming PMOS device 1 19' comprises source/drain structures 1 13"', 1 15"' and a gate structure 1 12"', wherein the gate structure 1 12"' may comprise a metal gate structure 1 12"'. The PMOS device 1 19' may be disposed adjacent a fuse gate structure 121 ', comprising source/drain structures 1 13", 1 15" and a metal gate structure 1 12". The fuse gate 121 ' may be un-programmed in this case, wherein the fuse gate 121 ' may experience a build-up of charge 1 16 on/within the fuse gate 121 '. In the prior art anti-fuse circuit structures 1 10,
1 17(programmed/un-programmed fuse gates), there may be a voltage contrast difference detected/exhibited between the programmed and non-programmed fuse structures 1 19, 1 19', because of the charge built up 1 16 on the un- programmed fuse structure 1 19'.
FIG. 1 depicts an embodiment of the invention depicting a portion of an anti-fuse circuit structure 109 , wherein a programming PMOS device 108 comprises source/drain structures 103', 105' and a gate structure 102', wherein the gate structure 102' may comprise a metal gate structure 102'. The PMOS device 108 may be disposed adjacent a fuse gate structure 107, that may comprise a metal fuse gate structure 107. The metal fuse gate structure 107 may comprise source/drain structures 103, 105 and a gate structure 102, such as a metal gate structure 102. The metal fuse gate 107 may comprise a conductive trace 1 1 1 that may be disposed between the gate structure 102 of the metal fuse gate structure 107 and the source/drain structure 103' of the PMOS device 108. In an embodiment, the conductive trace 1 1 1 may comprise a metal trace coupling the fuse gate structure 107 and the PMOS device 108.
The metal trace 1 1 1 between the metal fuse gate structure 107 and PMOS device 108 may comprise a portion of a parallel diode 1 18 within the fuse gate structure 107 that may serve to make the charge dissipation rate the same for the cases when the fuse gate 107 is either programmed or un-programmed. In an embodiment, the diode 1 18 provides a parallel electrical path to dissipate the charge on an un-programmed fuse gate structures 107. In an embodiment, the diode 1 18 may be added in such a way that there is no net electrical impact to the programming and functioning of the anti-fuse circuit 109, because the diode 1 18 added may be part of/coupled with the programming PMOS device 108
source/drain contact (in the case depicted in FIG. 1 , the source/drain contact 103') that shares the same electrical node as the fuse gate 107. In an embodiment, an electrical connection between the metal fuse gate 107 and the parallel diode 1 18 may be at the same metallization level of the metal fuse gate 107 within the anti- fuse circuit 109. In an embodiment, the diodel 18 may be disposed between a contact of the metal fuse gate (such as a gate 102 contact) and a contact of the PMOS device (such as a source/drain contact 103'), wherein the diode 1 18 couples the contact of the metal fuse gate 107 to the contact of the PMOS device 108.
In an embodiment, the connection/metal trace 1 1 1 between the fuse gate 107 and the diode 1 18 may be at the same level (i.e., at the same level of metallization), therefore making the removal of the connection/metal line 1 1 1 to establish a voltage contrast between programmed and un-programmed fuse structures (for example, during a product tear down for reverse engineering purposes) very difficult, if not impossible. Thus, use of a diode in parallel with the metal gate anti-fuse may be realized by forming a metal fuse gate level local connection, and may serve to prevent gate isolation by de-processing/reverse engineering techniques, such as but not limited to voltage contrast reverse engineering techniques.
FIG. 2 depicts a portion of an anti-fuse circuit according to the Prior Art. The anti-fuse circuit 209 design shows strong voltage contrast between programmed 202 and un-programmed 204 fuse bits. The difference between the programmed 202 and the un-programmed 204 fuse bits is due to the difference in charge dissipation rate between the prior art programmed/un-programmed fuse bit 202, 204. In contrast, FIG. 3 depicts a portion of an anti-fuse circuit 309 according to the embodiments herein, wherein there is no voltage contrast seen between the programmed 302 and the un-programmed 304 fuse bits.
FIG. 4 depicts a method according to an embodiment. At step 402, a metal fuse gate may be formed adjacent to a PMOS programming gate, wherein the metal fuse gate adjacent the PMOS programming gate comprises a portion of an anti-fuse circuit . At step 404, a conductive trace may be formed between a gate contact of the metal fuse gate and a source/drain contact of the PMOS programming gate, to form a parallel diode within the metal fuse gate.
FIG. 5 shows a computer system according to an embodiment of the invention. System 500 includes a processor 510, a memory device 520, a memory controller 530, a graphics controller 540, an input and output (I/O) controller 550, a display 552, a keyboard 554, a pointing device 556, and a peripheral device 558, all of which may be communicatively coupled to each other through a bus 560, in some embodiments. Processor 510 may be a general purpose processor or an application specific integrated circuit (ASIC). I/O controller 550 may include a communication module for wired or wireless communication. Memory device 520 may be a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, a flash memory device, or a combination of these memory devices. Thus, in some embodiments, memory device 520 in system 500 does not have to include a DRAM device. One or more of the components shown in system 500 may include one or more metal gate anti-fuse circuits, such as the metal gate anti-fuse structures of the various embodiments herein, such as those depicted in FIG. 1 , by illustration and not limitation. For example, processor 510, or memory device 520, or at least a portion of I/O controller 550, or a combination of these components may be included in an integrated circuit package that includes at least one embodiment of the various metal gate anti-fuse circuits presented herein.
These elements perform their conventional functions well known in the art. In particular, memory device 520 may be used in some cases to provide long-term storage for the executable instructions for a method for forming metal gate anti- fuse circuits in accordance with embodiments of the present invention, and in other embodiments may be used to store on a shorter term basis the executable instructions of methods for forming metal gate anti-fuse circuits in accordance with embodiments of the present invention during execution by processor 510. In addition, the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example. In one embodiment, memory device 520 may supply the processor 510 with the executable instructions for execution.
System 500 may include computers (e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.), wireless communication devices (e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.),
entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, camcorders, digital cameras, MP3 (Motion Picture Experts Group, Audio Layer 3) players, video games, watches, etc.), and the like.
Benefits of the embodiments herein include providing for security of electronic data/information within fuse arrays of an anti-fuse circuit which may be sensitive (may be in need of security protection etc.). The embodiments may provide enhanced security for secured memory devices using/comprising fuse technologies, for example, and any other devices that may employ secured fuse arrays. Prior art anti-fuse circuits have been based on gate oxide breakdown using polysilicon gates, such as programmable read only memory (PROM).The polysilicon anti-fuse has been used for both secure fuses and non- fuses.
However, prior art anti-fuse circuit content can easily be detected using voltage contrast technique. The various embodiments presented herein utilize a diode at the same layer as the metal fuse gate to prevent charge buildup on the un- programmed devices, thus eliminating the voltage contrast between the programmed and un-programmed bits, making the metal gate anti-fuse circuit of the embodiments presented herein secure.
Embodiments enable the elimination of voltage contrast de-processing (reverse engineering) of un-programmed bits that can be used by hackers to decode a fuse array circuit. Embodiments provide packaging, assembly, test and/or design solutions/applications for CPU's/processors, chipsets, graphics devices, wireless devices, multi-chip/3D packages including CPU in combination with other devices such as memory (e.g., flash/DRAM/SRAM/etc.) and boards (e.g., motherboards, etc.).
Although the foregoing description has specified certain steps and materials that may be used in the method of the embodiments, those skilled in the art will appreciate that many modifications and substitutions may be made.
Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the embodiments as defined by the appended claims. In addition, it is appreciated that various microelectronic structures, such as integrated circuits, are well known in the art. Therefore, the Figures provided herein illustrate only portions of an exemplary microelectronic structure that pertains to the practice of the embodiments. Thus the embodiments are not limited to the structures described herein.

Claims

CLAIMS What is claimed is:
1 . A method comprising:
forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.
2. The method of claim 1 wherein the diode is formed by forming a conductive trace between the contact of the metal fuse gate and the contact of the PMOS device.
3. The method of claim 1 further comprising wherein the metal fuse gate and the PMOS device comprise a portion of an anti-fuse circuit.
4. The method of claim 3 further comprising wherein the diode eliminates a voltage contrast between un-programmed and programmed metal fuse gates within the anti-fuse circuit.
5. The method of claim 1 further comprising wherein the diode is disposed at the same metallization layer as the metal fuse gate.
6. The method of claim 1 wherein the diode prevents charge build-up within an un-programmed metal fuse gate.
7. The method of claim 1 further comprising wherein the diode is part of the PMOS device.
8. The method of claim 3 further comprising wherein the diode provides a parallel electrical path to dissipate a charge build-up on an un-programmed metal fuse gate.
9. The method of claim 1 further comprising wherein the diode comprises a metal fuse gate level local connection to prevent gate isolation by de-processing techniques.
10. The method of claim 1 wherein forming the diode comprises forming a conductive trace between a gate contact of the metal fuse gate and a source/drain contact of the PMOS device.
1 1 . A method comprising:
forming a metal fuse gate adjacent a PMOS programming gate, wherein the metal fuse gate adjacent the PMOS programming
gate comprises a portion of an anti-fuse circuit; and forming a conductive trace between a gate contact of the metal fuse gate and a source/drain contact of the PMOS programming gate.
12. The method of claim 1 1 further comprising wherein the conductive trace comprises a portion of a parallel diode within the metal fuse gate.
13. The method of claim 12 further comprising wherein the conductive trace between the metal fuse gate and the parallel diode is at the same level of metallization as the metal fuse gate.
14. The method of claim 12 wherein the parallel diode eliminates a voltage contrast between un-programmed and programmed metal fuse gates within the anti-fuse circuit.
15. A structure comprising:
a diode disposed between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.
16. The structure of claim 15 wherein the diode comprises a conductive trace disposed between the contact of the metal fuse gate and the contact of the PMOS device.
17. The structure of claim 15 wherein the metal fuse gate and the PMOS device comprise a portion of an anti-fuse circuit.
18. The structure of claim 17 wherein the diode eliminates a voltage contrast between un-programmed and programmed metal fuse gates within the anti-fuse circuit.
19. The structure of claim 15 wherein the diode is disposed at the same metallization layer as the metal fuse gate.
20. The structure of claim 15 wherein the diode is part of the PMOS device.
21 . The structure of claim 15 wherein the diode provides a parallel electrical path to dissipate a charge build-up on an un-programmed metal fuse gate.
22. The structure of claim 15 wherein the diode comprises a metal fuse gate level local connection to prevent gate isolation by de-processing
techniques.
23. The structure of claim 15 wherein the diode comprises a conductive trace between a gate contact of the metal fuse gate and a source/drain contact of the PMOS device.
24. A structure comprising:
a metal fuse gate adjacent a PMOS programming gate, wherein the metal fuse gate adjacent the PMOS programming
gate comprises a portion of an anti-fuse circuit; and
a conductive trace between a gate contact of
the metal fuse gate and a source/drain contact of the PMOS programming gate.
25. The structure of claim 24 wherein the conductive trace comprises a portion of a parallel diode within the metal fuse gate.
26. The structure of claim 24 wherein the anti-fuse circuit comprises sensitive data within a fuse array of the anti-fuse circuit.
27. The structure of claim 24 wherein the anti-fuse circuit comprises a portion of a secured memory device using fuse technology.
28. The structure of claim 24 further comprising a system comprising:
a bus is communicatively coupled to the structure; and a DRAM communicatively coupled to the bus.
29. The structure of claim 24 wherein the conductive trace comprises a metallic trace.
30. The structure of claim 25 wherein the diode is disposed at the same metallization layer as the metal fuse gate
PCT/US2011/067869 2011-03-31 2011-12-29 Methods of forming secured metal gate antifuse structures WO2012134585A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/077,681 US8618613B2 (en) 2011-03-31 2011-03-31 Methods of forming secured metal gate antifuse structures
US13/077,681 2011-03-31

Publications (1)

Publication Number Publication Date
WO2012134585A1 true WO2012134585A1 (en) 2012-10-04

Family

ID=46926087

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2011/067869 WO2012134585A1 (en) 2011-03-31 2011-12-29 Methods of forming secured metal gate antifuse structures

Country Status (3)

Country Link
US (2) US8618613B2 (en)
TW (1) TWI524493B (en)
WO (1) WO2012134585A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014081984A1 (en) * 2012-11-21 2014-05-30 Qualcomm Incorporated Integrated circuit device and method for making same
US9123724B2 (en) 2011-03-31 2015-09-01 Intel Corporation Methods of forming secured metal gate antifuse structures
US11276697B2 (en) * 2018-04-02 2022-03-15 Intel Corporation Floating body metal-oxide-semiconductor field-effect-transistors (MOSFET) as antifuse elements

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9496270B2 (en) 2014-05-30 2016-11-15 Qualcomm Incorporated High density single-transistor antifuse memory cell
US9806084B1 (en) * 2016-06-06 2017-10-31 International Business Machines Corporation Anti-fuse with reduced programming voltage
CN119677103A (en) * 2023-09-21 2025-03-21 长鑫科技集团股份有限公司 Programmable device, programmable device array and operation method, and memory

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4943538A (en) * 1986-05-09 1990-07-24 Actel Corporation Programmable low impedance anti-fuse element
US20060289864A1 (en) * 2002-07-08 2006-12-28 Fifield John A High impedance antifuse
US7157782B1 (en) * 2004-02-17 2007-01-02 Altera Corporation Electrically-programmable transistor antifuses

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5831923A (en) * 1996-08-01 1998-11-03 Micron Technology, Inc. Antifuse detect circuit
FR2787922B1 (en) * 1998-12-23 2002-06-28 St Microelectronics Sa UNIQUE PROGRAMMED MEMORY CELL IN CMOS TECHNOLOGY
KR100376265B1 (en) * 1999-12-29 2003-03-17 주식회사 하이닉스반도체 Memory repair circuit using an antifuse having a MOS structure
US6624031B2 (en) * 2001-11-20 2003-09-23 International Business Machines Corporation Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure
US6940751B2 (en) * 2002-04-26 2005-09-06 Kilopass Technologies, Inc. High density semiconductor memory cell and memory array using a single transistor and having variable gate oxide breakdown
US6859408B2 (en) * 2002-08-29 2005-02-22 Micron Technology, Inc. Current limiting antifuse programming path
US6897543B1 (en) * 2003-08-22 2005-05-24 Altera Corporation Electrically-programmable integrated circuit antifuses
US6965538B1 (en) * 2004-08-03 2005-11-15 Micron Technology, Inc. Programming and evaluating through PMOS injection
US7102951B2 (en) * 2004-11-01 2006-09-05 Intel Corporation OTP antifuse cell and cell array
US7206247B2 (en) * 2005-06-28 2007-04-17 Cypress Semiconductor Corporation Antifuse circuit with dynamic current limiter
EP1979912B1 (en) * 2006-01-27 2012-11-21 Kilopass Technology, Inc. Electrically programmable fuse bit
US8395923B2 (en) * 2008-12-30 2013-03-12 Intel Corporation Antifuse programmable memory array
US8618613B2 (en) 2011-03-31 2013-12-31 Intel Corporation Methods of forming secured metal gate antifuse structures

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4943538A (en) * 1986-05-09 1990-07-24 Actel Corporation Programmable low impedance anti-fuse element
US20060289864A1 (en) * 2002-07-08 2006-12-28 Fifield John A High impedance antifuse
US7157782B1 (en) * 2004-02-17 2007-01-02 Altera Corporation Electrically-programmable transistor antifuses

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9123724B2 (en) 2011-03-31 2015-09-01 Intel Corporation Methods of forming secured metal gate antifuse structures
WO2014081984A1 (en) * 2012-11-21 2014-05-30 Qualcomm Incorporated Integrated circuit device and method for making same
US11276697B2 (en) * 2018-04-02 2022-03-15 Intel Corporation Floating body metal-oxide-semiconductor field-effect-transistors (MOSFET) as antifuse elements

Also Published As

Publication number Publication date
US20120248546A1 (en) 2012-10-04
TWI524493B (en) 2016-03-01
TW201240053A (en) 2012-10-01
US9123724B2 (en) 2015-09-01
US20140103448A1 (en) 2014-04-17
US8618613B2 (en) 2013-12-31

Similar Documents

Publication Publication Date Title
US9123724B2 (en) Methods of forming secured metal gate antifuse structures
US9747959B2 (en) Stacked memory devices, and memory packages and memory systems having the same
Krishna et al. MECCA: A robust low-overhead PUF using embedded memory array
US8860197B2 (en) Integrated circuits secure from invasion and methods of manufacturing the same
US11132470B2 (en) Semiconductor device with secure access key and associated methods and systems
US12216806B2 (en) Semiconductor device with self-lock security and associated methods and systems
US11954049B2 (en) Semiconductor device with secure access key and associated methods and systems
CN106601717A (en) Semiconductor chip module and semiconductor package including the same
US11182308B2 (en) Semiconductor device with secure access key and associated methods and systems
CN103518261B (en) The voltage switchable dielectric protected for nude film level static discharge (ESD)
US20200285267A1 (en) Clock glitch mitigation apparatus and method
US20130294134A1 (en) Stacked layer type semiconductor device and semiconductor system including the same
JP2010050456A (en) Programmable read only memory
JP2006173485A (en) Electronic device and manufacturing method thereof
TW201640825A (en) Laser detector using a latch and a semiconductor device including the same
JP5118718B2 (en) Semiconductor integrated circuit and electronic equipment
JPH07176772A (en) Semiconductor device
US20240321370A1 (en) Secure anti-fuse one time programmable bit cell design
US7847586B2 (en) Integrate circuit chip with magnetic devices
Kim et al. Leveraging Circuit Reliability Effects for Designing Robust and Secure Physical Unclonable Functions
JP2005045282A (en) Semiconductor device
Banala Custom Interface for Charge Trap EEPROM Applications
CN116417042A (en) Memory device
KR20090022797A (en) Column decoder
JP2013128038A (en) Semiconductor device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 11862270

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 11862270

Country of ref document: EP

Kind code of ref document: A1