[go: up one dir, main page]

US10707330B2 - Semiconductor device with interconnect to source/drain - Google Patents

Semiconductor device with interconnect to source/drain Download PDF

Info

Publication number
US10707330B2
US10707330B2 US15/897,570 US201815897570A US10707330B2 US 10707330 B2 US10707330 B2 US 10707330B2 US 201815897570 A US201815897570 A US 201815897570A US 10707330 B2 US10707330 B2 US 10707330B2
Authority
US
United States
Prior art keywords
dielectric layer
layer
forming
semiconductor
soi substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US15/897,570
Other versions
US20190252522A1 (en
Inventor
Hans-Juergen Thees
Peter Baars
Elliot John Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries US Inc
Original Assignee
GlobalFoundries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalFoundries Inc filed Critical GlobalFoundries Inc
Priority to US15/897,570 priority Critical patent/US10707330B2/en
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SMITH, ELLIOT JOHN, THEES, HANS-JUERGEN, BAARS, PETER
Publication of US20190252522A1 publication Critical patent/US20190252522A1/en
Priority to US16/854,552 priority patent/US10923579B2/en
Application granted granted Critical
Publication of US10707330B2 publication Critical patent/US10707330B2/en
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES INC.
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • H01L29/66772—
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28575—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
    • H01L21/28587—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds characterised by the sectional shape, e.g. T, inverted T
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L27/1211—
    • H01L29/42392—
    • H01L29/4908—
    • H01L29/66818—
    • H01L29/78606—
    • H01L29/78696—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • H10D30/0245—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET] by further thinning the channel after patterning the channel, e.g. using sacrificial oxidation on fins
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H10D30/6713—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/6737—Thin-film transistors [TFT] characterised by the electrodes characterised by the electrode materials
    • H10D30/6739—Conductor-insulator-semiconductor electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6744—Monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H10D86/215—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI comprising FinFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
    • H01L21/823481—
    • H01L21/823878—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Definitions

  • field effect transistors represent one important type of circuit element that substantially determines performance of the integrated circuits.
  • FETs field effect transistors
  • MOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency.
  • CMOS technology millions of N-channel transistors and P-channel transistors are formed on a substrate including a crystalline semiconductor layer.
  • FETs are usually built on silicon-on-insulator (SOI), in particular fully depleted silicon-on-insulator (FDSOI), substrates.
  • SOI silicon-on-insulator
  • FDSOI fully depleted silicon-on-insulator
  • the channels of the FETs are formed in thin semiconductor layers, typically including or made of silicon material, wherein the semiconductor layers are formed on insulating layers, buried insulation (BOX) layers, that are formed on semiconductor bulk substrates.
  • BOX buried insulation
  • the electrical connections of the individual circuit elements cannot be established within the same device level on which the circuit elements are manufactured, but require one or more additional metallization layers, which generally include metal-containing lines providing the intra-level electrical connection, and also include a plurality of inter-level connections or substantially vertically oriented connections, which are also referred to as vias.
  • These vertical interconnect structures comprise an appropriate metal and provide the electrical substantially connection of the various stacked metallization layers.
  • an appropriate substantially vertically oriented contact structure is provided, a first end of which is connected to a respective contact region of a circuit element, such as a gate electrode and/or the drain and source regions of transistors, and a second end that is connected to a respective metal line in the metallization layer.
  • the second end of the contact structure may be connected to a contact region of a further semiconductor-based circuit element, in which case the interconnect structure in the contact level is also referred to as a local interconnect.
  • the contact structure may comprise contact elements or contact plugs having a generally square-like or round shape that are formed in some interlayer dielectric (ILD) material.
  • ILD interlayer dielectric
  • raised source and drain regions of transistor devices can be contacted by means of combined trench silicide (TS) structures positioned on a gate electrode level and CA contact structures positioned in an insulating layer formed above the gate electrodes and contacting the TS structures, for example.
  • TS trench silicide
  • CA contact structures may directly contact source/drain regions of FETs or may contact source/drain regions via TS structures.
  • the present disclosure provides means for reliably forming contacts, in particular, local interconnecting structures, for electrically connecting source/drain regions of FETs without a risk of forming electrical shorts to the bulk substrate of the SOI substrate.
  • STIs shallow trench isolations
  • a method of manufacturing a semiconductor device as disclosed herein includes the steps of providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer that may be comprised of a variety of different insulating materials, e.g., a silicon dioxide, hereinafter generically referred to as a “BOX” layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, forming a shallow trench isolation (STI) in the SOI substrate, forming a FET in and over the SOI substrate, and forming a contact to a source or drain region of the FET, the source or drain region being positioned adjacent to the STI.
  • STI shallow trench isolation
  • the step of forming the shallow trench isolation includes: (a) forming a trench in the SOI substrate; (b) filling a lower portion of the trench with a first dielectric layer, the first dielectric layer, for example, being made of a flowable oxide material; (c) forming a buffer layer, for example, comprising or made of a nitride material (particularly, silicon nitride, for example, Si 3 N 4 ), over the first dielectric layer, the buffer layer having a material different from the material of the first dielectric layer; and (d) forming a second dielectric layer, for example, an oxide layer, over the buffer layer and made of a material different from the material of the buffer layer.
  • a nitride material particularly, silicon nitride, for example, Si 3 N 4
  • the buffer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate.
  • the second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
  • a method of manufacturing a semiconductor device including the steps of providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation (BOX) layer, forming a shallow trench isolation (STI) in the SOI substrate, forming a FET in and over the SOI substrate, and forming a contact to a source or drain region of the FET, the source or drain region being positioned adjacent to the STI.
  • SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation (BOX) layer
  • STI shallow trench isolation
  • the step of forming the shallow trench isolation includes: (a) forming a trench in the SOI substrate; (b) filling a lower portion of the trench with a first dielectric layer (for example, made of a flowable oxide material); (c) forming a spacer layer (for example, made of a silicon nitride material) over the first dielectric layer and over sidewalls of the trench, the spacer layer having a material different from the material of the first dielectric layer; and (d) forming a second dielectric layer (for example, made of an oxide material) over the spacer layer, the second dielectric layer having a material different from the material of the spacer layer.
  • the spacer layer is formed only at the sidewalls of the trench and, thus, does not extend over the entire width of the trench.
  • the spacer layer may be formed at the BOX level above the upper surface of the semiconductor bulk substrate.
  • the spacer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate.
  • the second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
  • a semiconductor device including an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact (interconnect) contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation.
  • SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact (interconnect) contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation.
  • STI shallow trench isolation
  • the shallow trench isolation comprises a trench formed in the SOI substrate, a first dielectric layer, for example, made of a flowable oxide material, filled in a lower portion of the trench (and, thereby, covering the bottom of the trench), a first material layer formed over the first dielectric layer, the first material layer (for example, made of an oxide material) having a material different from the material of the first dielectric layer, and a second dielectric layer (for example, made of an oxide material) formed over the first material layer and made of a material different from the material of the first material layer.
  • the first material layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate.
  • the second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
  • the first material layer may comprise spacer layers formed over sidewalls of the trench and a second material layer formed between the spacer layers and of a material different from the material of the spacer layers.
  • a semiconductor device including an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation.
  • SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation.
  • STI shallow trench isolation
  • the shallow trench isolation comprises a trench formed in the SOI substrate, a first dielectric layer, for example, made of a flowable oxide material, filled in a lower portion of the trench (and, thereby, covering the bottom of the trench), a spacer layer formed over the first dielectric layer and over sidewalls of the trench, the spacer layer (for example, made of a silicon nitride material) having a material different from the material of the first dielectric layer, and a second dielectric layer (for example, made of an oxide material) formed over the spacer layer and made of a material different from the material of the spacer layer.
  • a first dielectric layer for example, made of a flowable oxide material
  • the spacer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate.
  • the second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
  • the contact may extend into the second dielectric layer and may reach the buffer layer or the spacer layer.
  • the buffer layer or the spacer layer protects the semiconductor bulk substrate from over-etching of a contact hole to be formed in the process of forming the contact.
  • FIG. 1 illustrates a semiconductor device comprising a contact to a source/drain region of a FET and partially formed over an STI, according to an exemplary embodiment
  • FIGS. 2 a -2 j show different manufacturing stages of a process of forming the semiconductor device shown in FIG. 1 ;
  • FIG. 3 illustrates a semiconductor device comprising a contact to a source/drain region of a FET and partially formed over an STI, according to another exemplary embodiment
  • FIGS. 4 a -4 f show different manufacturing stages of a process of forming the semiconductor device shown in FIG. 3 .
  • the present methods are applicable to a variety of technologies, for example, NMOS, PMOS, CMOS, etc., particularly in the context of fully depleted silicon-on-insulator (FDSOI) technologies used for manufacturing ICs.
  • FDSOI fully depleted silicon-on-insulator
  • the manufacturing techniques may be integrated in CMOS manufacturing processes.
  • the process steps described herein are utilized in conjunction with any semiconductor device fabrication process that forms FETs and STIs for integrated circuits, and the process is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices such as SRAM devices, etc.
  • MOS properly refers to a device having a metal gate electrode and an oxide gate insulator
  • that term is used throughout to refer to any semiconductor device that includes a conductive gate electrode (whether metal or other conductive material) that is positioned over a gate insulator (whether oxide or other insulator) which, in turn, is positioned over a semiconductor bulk substrate.
  • the disclosed techniques allow for an arrangement of the contacts such that the contacts at least partially cover STI regions without a risk of forming an electrical short to the semiconductor bulk substrate of the SOI substrate by the contact material.
  • FIG. 1 illustrates a semiconductor device according to an example of the present disclosure.
  • the semiconductor device comprises an SOI substrate comprising a semiconductor bulk substrate 101 , a buried insulation (e.g., silicon dioxide) layer 102 formed on the semiconductor bulk substrate and a semiconductor layer 103 formed on the buried insulation layer 102 .
  • a buried insulation e.g., silicon dioxide
  • the bulk semiconductor bulk substrate 101 may be a silicon substrate, in particular, a single crystal silicon substrate. Other materials may be used to form the semiconductor bulk substrate such as, for example, germanium, silicon germanium, gallium phosphate, gallium arsenide, etc.
  • the semiconductor bulk substrate 101 may comprise N + /P + doped regions for back biasing.
  • the buried insulation layer 102 may include a dielectric material and may have a thickness of below 50 nm, for example.
  • the buried insulation layer 102 may comprise silicon (di)oxide, for example, borosilicate glass.
  • the buried insulation layer 102 may be composed of different layers and one of the different layers may comprise borophosphosilicate glass (BPSG) or an SiO 2 -compound comprising boron.
  • BPSG borophosphosilicate glass
  • the semiconductor layer 103 may provide the channel region of the FET and may be comprised of any appropriate semiconductor material, such as silicon, silicon/germanium, silicon/carbon, other II-VI or III-V semiconductor compounds and the like.
  • the semiconductor layer 103 may have a thickness suitable for forming a fully depleted field effect transistor, for example, a thickness in a range from about 5-8 nm.
  • the thickness of the semiconductor layer 103 may be in the range of 5-20 nm, in particular, 5-10 nm
  • the thickness of the buried insulation layer 102 may be in the range of 10-50 nm, in particular, 10-30 nm and, more particularly, 15-25 nm.
  • an SiGe channel may be formed.
  • a compressive strained silicon-germanium channel (cSiGe) is formed in the semiconductor layer 103 of the SOI substrate by local Ge enrichment involving the epitactical formation of a compressive SiGe layer on the exposed surface of the semiconductor layer 103 .
  • the compressive silicon-germanium channel may be provided in order to enhance the mobility of charge carriers in the channel region of a P-channel FET that is to be formed in the PFET area.
  • epitaxy may be supplemented by a condensation anneal that drives the Ge atoms into the SOI channel and oxidizes the epitaxial SiGe at the same time.
  • Another semiconductor layer 104 comprising an upper silicided region 105 is formed over the semiconductor layer 103 of the SOI substrate.
  • a shallow trench isolation (STI) is formed in the semiconductor bulk substrate 101 and a lower portion of the STI is filled with a dielectric layer 106 , for example, a flowable oxide material layer.
  • a dielectric buffer layer 107 is formed at a buried insulation level over the dielectric layer 106 .
  • the dielectric buffer layer 107 is made of a material different from the one of the dielectric layer 106 and also different from the one of the buried insulation layer 102 .
  • the dielectric buffer layer 107 may comprise a nitride material, for example, SiN.
  • a FET 108 is formed in and over the SOI substrate.
  • the FET 108 comprises source/drain regions 108 a , a silicided gate electrode 108 b , a gate dielectric 108 c and sidewall spacers 108 d.
  • the raised source and drain regions 108 a may be formed, for example, by epitaxial growth.
  • the gate electrode 108 b may comprise metal gate and polysilicon gate materials.
  • the material of the metal gate may include La, AL or TiN, for example.
  • the metal gate may include a work function adjusting material, for example, TiN.
  • the metal may comprise a work function adjusting material that comprises an appropriate transition metal nitride, for example, those from Groups IV-VI in the Periodic Table, including, for example, titanium nitride (TiN), tantalum nitride (TaN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), niobium nitride (NbN), vanadium nitride (VN), tungsten nitride (WN), and the like, with a thickness of about 1-60 nm.
  • the effective work function of the metal gate can be adjusted by added impurities, for example, Al, C or F. Atop of the metal gate, the poly gate may be formed.
  • the gate electrode 108 b is separated from the semiconductor layer 103 of the FDSOI substrate by the gate dielectric 108 c .
  • the gate dielectric 108 c may comprise a high-k material layer with a dielectric constant k of above 4.
  • the high-k material layer may comprise a transitional metal oxide, such as at least one of hafnium oxide, hafnium dioxide and hafnium silicon-oxynitride, and may be directly formed on the semiconductor layer of the FDSOI substrate.
  • the dielectric layer 110 may comprise or consist of a plasma enhanced nitride (PEN) layer.
  • the dielectric layer 110 may be an interlayer dielectric (ILD).
  • An oxide layer 111 is formed on the dielectric buffer layer 107 in an upper portion of the STI and additional oxide layers 112 are formed between the dielectric buffer layer 107 and the semiconductor bulk substrate 101 outside of the trench of the STI and between the dielectric layer 106 and the semiconductor bulk substrate 101 in the trench of the STI. Furthermore, an oxide layer 112 a is formed below the dielectric layer 110 .
  • the dielectric buffer layer 107 formed in the STI protects the semiconductor bulk substrate 101 during the process of etching the contact hole (selective oxide etch) in which the CA contact structure 109 to the source/drain region positioned adjacent to the STI is formed. Since over-etching can be prevented, there is no risk of forming an electrical short to the semiconductor bulk substrate 101 by the contact material filled in the etched contact hole.
  • FIG. 1 The formation of the semiconductor device shown in FIG. 1 is now described with reference to FIGS. 2 a -2 j .
  • the disclosed techniques can be suitably used in manufacturing of semiconductor devices on below 22 nm platforms, for example, 12 nm platforms designed for the manufacture of FDSOI devices.
  • an SOI substrate comprising a semiconductor bulk substrate 201 , a buried insulation (BOX) layer 202 and a semiconductor layer 203 is provided.
  • An oxide layer (pad oxide) 204 is formed on the SOI substrate and a nitride layer (pad nitride) 205 is formed on the oxide layer 204 .
  • the nitride layer 205 may be made of Si 3 N 4 , SiON or a combination thereof and it may have a thickness of about 30-70 nm.
  • a silicon carbide layer may be formed on the oxide layer 204 .
  • the nitride layer 205 may be formed by chemical vapor deposition, plasma enhanced chemical vapor deposition, or low pressure chemical vapor deposition.
  • Another oxide layer 206 is formed on the nitride layer 205 and another layer 207 , for example, a nitride layer, is formed on the oxide layer 206 .
  • a mask comprising a spin-on-hard mask (SOH) layer 208 and an SiON layer 209 is formed on the layer 207 .
  • SOH spin-on-hard mask
  • a photoresist 210 is formed on the mask layer.
  • a bottom anti-reflective coating (BARC) layer (not shown in FIG. 2 a ) may be comprised by the photoresist 210 .
  • the mask layer is patterned by means of the photoresist 210 and, based on the patterned mask layer, an etch process is performed in order to define active regions. The etch process stops at the buried insulation layer 202 .
  • FIG. 2 b shows the resulting structure after stripping of the mask layer.
  • a conventional lithography-etch-lithography-etch process that may include an additional “memory layer,” for example, an oxide layer, formed on top of the SOH—SiON stack may be followed to obtain the structure shown in FIG. 2 b and a trench of an STI (see below).
  • a thin oxide layer (not shown) may be formed at sidewalls of the etched recesses and a liner 212 is formed on the thin oxide layer (see FIG. 2 c ).
  • the thin oxide layer may have a thickness of about 2 nm.
  • the liner 212 may be formed of or comprise a nitride material, such as Si 3 N 4 or SiON, and it may have a thickness of about 2-8 nm.
  • the liner 212 may be formed by plasma enhanced chemical vapor deposition or low pressure chemical vapor deposition. The liner 212 protects the active region in the semiconductor layer 203 during a steam anneal processing performed at a later stage.
  • a trench 213 is formed (self-aligned with the shallow trench) in the semiconductor bulk substrate (see FIG. 2 d ).
  • the trench 213 may have a depth of more than 100 nm, for example, about 200 nm.
  • oxide layers 214 and 215 may be formed, for example, by oxidation of the semiconductor material of the semiconductor bulk substrate 201 . These oxide layers 214 , 215 prevent charge trapping between the semiconductor material of the semiconductor bulk substrate 201 and nitride materials formed in a later stage (see description below).
  • the flowable dielectric material 216 is, for example, a flowable oxide material that may comprise silicon oxide or SiONH and may be formed by flowable chemical vapor deposition (FCVD). At the moment of deposition, the flowable dielectric material 216 has fluid characteristics similar to spin-on-glass films and, therefore, it shows excellent gap filling capability.
  • the flowable dielectric material 216 may be formed by using a spin-on dielectric (SOD) formation process, or by depositing a flowable dielectric by a chemical vapor deposition (CVD) process, such as radical-component CVD. Excessive flowable dielectric material 216 formed on the layer 207 is removed, for example, by chemical mechanical polishing (CMP). During the CMP process, the layer 207 serves as a planarization stop layer.
  • CMP chemical mechanical polishing
  • the flowable dielectric fill is followed by a steam anneal.
  • the steam anneal is performed either in the same process chamber used for the deposition of the flowable dielectric material 216 or in another process chamber.
  • the steam anneal results in shrinking and densification of the dielectric material 216 .
  • the steam anneal may be performed for some minutes to some hours and at a temperature of some hundred ° C., for example.
  • the anneal process may be performed at a temperature in a range of about 150-800° C. According to one example, the anneal process may start at about 150° C. and ramp up the temperature gradually to a predetermined temperature of about 500-800° C.
  • the pressure of the anneal process may be in a range of about 500-800 Torr.
  • the flow rate of steam may be in a range of about 1-2 slm (standard-liter per meter).
  • the duration of the steam thermal anneal process may, particularly, be in a range from about 20 minutes to about 2 hours.
  • oxide removal down to or near the level of the upper surface of the semiconductor bulk substrate 201 is performed that may be followed by a removal of the nitride layer 212 .
  • the recesses are filled by a nitride material 217 .
  • the nitride material is recessed to a level below the lower surface of the semiconductor layer 203 (see FIG. 2 i ). This recess can be obtained by a wet hot phosphor etch during which the oxide layer 206 and, particularly, the liner 212 protects the pad nitride 205 .
  • the nitride material 217 may be recessed by means of reactive ion etching (RIE).
  • nitride buffer layers 217 a results in nitride buffer layers 217 a , in particular, a nitride buffer layer 217 a in the STI. Due to the different oxide layers, any direct contact between the nitride buffer layers 217 a and the semiconductor material of the semiconductor bulk substrate 201 is avoided.
  • an oxide material 218 is formed on the nitride buffer layers 217 a to form an upper portion of an STI.
  • the oxide material 218 is not a flowable dielectric material and it may be a high-density plasma oxide formed by high-density plasma chemical vapor deposition and it may comprise a silicon oxide. Excessive oxide material 218 may be removed by chemical mechanical polishing. In particular, the oxide material 218 may be the same as the material of the buried insulation layer 202 of the SOI substrate.
  • the nitride buffer layer formed in the STI prevents over-etching into the semiconductor bulk substrate 101 , 201 when forming a contact hole for the contact 109 contacting a source/drain region 108 a of the FET 108 close to the STI (see FIG. 1 ).
  • FIG. 3 illustrates a semiconductor device according to another exemplary embodiment.
  • the semiconductor device comprises an SOI substrate comprising a semiconductor bulk substrate 301 , a buried insulation (BOX) layer 302 formed on the semiconductor bulk substrate and a semiconductor layer 303 formed on the buried insulation layer 302 .
  • the SOI substrate may be similar to the one described above with reference to the embodiment illustrated in FIG. 1 .
  • Another semiconductor layer 304 comprising an upper silicided region 305 is formed over the semiconductor layer 303 of the SOI substrate.
  • a lower portion of a shallow trench isolation (STI) formed in the semiconductor bulk substrate 301 is filed with a dielectric layer 306 .
  • a dielectric liner 307 is formed in the STI at the levels of the semiconductor bulk substrate 301 and the buried insulation layer 302 .
  • the dielectric liner 307 may comprise a nitride material, for example, SiN.
  • a spacer layer 308 for example, a nitride layer, is also formed in the STI.
  • a dielectric material 309 for example, an oxide material, is formed in an upper portion of the STI.
  • a FET 310 is formed in and over the SOI substrate.
  • the FET 310 comprises source/drain regions 310 a , a silicided gate electrode 310 b , a gate dielectric 310 c and sidewall spacers 310 d .
  • CA contacts 311 are formed in a dielectric layer 312 , for example, a plasma enhanced nitride layer, for electrically contacting the source/drain regions 310 a of the FET 310 .
  • the dielectric layer 312 may be an interlayer dielectric (ILD).
  • An oxide layer 313 is formed below the dielectric layer 312 .
  • the spacer layer 308 formed in the STI protects the semiconductor bulk substrate 301 during the process of etching the contact hole (selective oxide etch) in which the CA contact structure 311 close to the STI is formed. Since over-etching may be prevented, there is no risk of forming an electrical short to the semiconductor bulk substrate 301 by the contact material that is filled in the etched contact hole in order to form the contact 311 .
  • the formation of the semiconductor device shown in FIG. 3 is now described with reference to FIGS. 4 a -4 f .
  • the disclosed techniques may be suitably used in manufacturing of semiconductor devices on below 22 nm platforms, for example, 12 nm platforms designed for the manufacture of FDSOI devices.
  • the process flow described above with reference to FIGS. 2 a -2 b is also carried out in this embodiment with the exception that the etching process stops at the surface of the semiconductor bulk substrate 401 .
  • An SOI substrate similar to the one described with reference to FIG. 2 a is provided (see FIG. 4 a ).
  • the SOI substrate comprises a semiconductor bulk substrate 401 , a buried insulation (BOX) layer 402 and a semiconductor layer 403 .
  • An oxide layer (pad oxide) 404 is formed on the SOI substrate and a nitride layer (pad nitride) 405 is formed on the oxide layer 404 .
  • the nitride layer 405 may be made of Si 3 N 4 , SiON or a combination thereof and it may have a thickness of about 30-70 nm.
  • a silicon carbide layer may be formed on the oxide layer 404 .
  • the nitride layer 405 may be formed by chemical vapor deposition, plasma enhanced chemical vapor deposition, or low pressure chemical vapor deposition.
  • Another oxide layer 406 is formed on the nitride layer 405 and another layer 407 , for example, a nitride layer, is formed on the oxide layer 406 .
  • a trench 408 is formed in the entire stack and two recesses 409 are formed down to the level of the upper surface of the semiconductor bulk substrate 401 of the SOI substrate.
  • a liner 410 is formed over sidewalls of the trench 408 and the recesses 409 .
  • the liner 410 may be formed on a thin oxide layer (not shown in FIG. 4 b ) and it may comprise or consist of an oxide or carbide material.
  • the trench 408 and the recesses 409 are filled by a flowable dielectric material 411 in order to form a lower portion of an STI.
  • the flowable dielectric material 411 is, for example, a flowable oxide material that may comprise silicon oxide or SiONH and may be formed by flowable chemical vapor deposition (FCVD).
  • FCVD flowable chemical vapor deposition
  • Excessive flowable dielectric material 411 formed on the layer 407 is removed, for example, by chemical mechanical polishing (CMP). During the CMP process, the layer 407 serves as a planarization stop layer.
  • the flowable dielectric fill is followed by a steam anneal, for example, a steam anneal similar to the one described above with reference
  • an oxide removal down to or near to the level of the upper surface of the semiconductor bulk substrate 401 is performed.
  • a spacer layer 412 is formed in the recesses resulting from the oxide removal.
  • the spacer layer 412 may comprise or consist of a nitride material.
  • the deposited spacer layer 412 is etched to obtain spacers 412 a , as shown in FIG. 4 d .
  • the etching may comprise a long anisotropic RIE process, wherein the oxide layer 406 serves as a protection layer against the anisotropic attack of the nitride layer 405 .
  • spacers 412 are formed on the lower portion (formed in the semiconductor bulk substrate 401 ) of an STI filled with the flowable dielectric material 411 . It is noted that the spacers 412 a have no direct contact to active regions. During the process of etching of the spacer layer 412 a , portions of the liner 410 are also removed.
  • an oxide material 413 is filled in the recesses to form an upper portion of the STI.
  • the oxide material 413 is not a flowable dielectric material and it may be a high-density plasma oxide formed by high-density plasma chemical vapor deposition and it may comprise a silicon oxide.
  • Excessive oxide material 413 may be removed by chemical mechanical polishing.
  • the oxide material 413 may be the same as the material of the buried insulation layer 402 of the SOI substrate.
  • the layer 405 and an upper portion of the oxide material 413 are removed as it is shown in FIG. 4 f . Formation of the FET and the contacts, etc. can be performed as known in the art to obtain the semiconductor device shown in FIG. 3 .
  • the CA contact directly contacts the source/drain region of the FET. It has to be noted, however, that the described process flows may be integrated in the procedure of contacting a source/drain region via a trench silicide (TS) structure. Formation of the TS structures may comprise forming trenches in the dielectric layer 110 of FIG. 1 or the dielectric layer 312 of FIG. 3 thereby exposing portions of the underlying source/drain regions. Thereafter, some metal silicide can be formed in the thus formed trenches and, subsequently, tungsten or any other suitable material can be formed on the metal silicide.
  • TS trench silicide
  • the present disclosure provides SOI semiconductor devices comprising FETs with source/drain regions that are reliably contacted without electrical shorts to the semiconductor bulk substrate.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Thin Film Transistor (AREA)

Abstract

A method of manufacturing a semiconductor device is provided including providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer and a semiconductor layer, forming a shallow trench isolation in the SOI substrate, forming a FET in and over the SOI substrate, and forming a contact to a source or drain region of the FET that is positioned adjacent to the source or drain region, wherein forming the shallow trench isolation includes forming a trench in the SOI substrate, filling a lower portion of the trench with a first dielectric layer, forming a buffer layer over the first dielectric material layer, the buffer layer having a material different from a material of the first dielectric layer, and forming a second dielectric layer over the buffer layer and of a material different from the material of the buffer layer.

Description

BACKGROUND 1. Field of the Disclosure
Generally, the present disclosure relates to the field of integrated circuits and semiconductor devices and, more particularly, to (local) interconnects/electrical contacts to source/drain regions of transistor devices.
2. Description of the Related Art
The fabrication of advanced integrated circuits, such as CPUs, storage devices, ASICs (application specific integrated circuits) and the like, requires the formation of a large number of circuit elements on a given chip area according to a specified circuit layout. In a wide variety of electronic circuits, field effect transistors represent one important type of circuit element that substantially determines performance of the integrated circuits. Generally, a plurality of process technologies are currently practiced for forming field effect transistors (FETs), wherein, for many types of complex circuitry, MOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency. During the fabrication of complex integrated circuits using, for instance, CMOS technology, millions of N-channel transistors and P-channel transistors are formed on a substrate including a crystalline semiconductor layer.
Nowadays, FETs are usually built on silicon-on-insulator (SOI), in particular fully depleted silicon-on-insulator (FDSOI), substrates. The channels of the FETs are formed in thin semiconductor layers, typically including or made of silicon material, wherein the semiconductor layers are formed on insulating layers, buried insulation (BOX) layers, that are formed on semiconductor bulk substrates.
Due to the large number of transistor devices in modern integrated circuits, the electrical connections of the individual circuit elements cannot be established within the same device level on which the circuit elements are manufactured, but require one or more additional metallization layers, which generally include metal-containing lines providing the intra-level electrical connection, and also include a plurality of inter-level connections or substantially vertically oriented connections, which are also referred to as vias. These vertical interconnect structures comprise an appropriate metal and provide the electrical substantially connection of the various stacked metallization layers. In order to actually connect the circuit elements formed in the semiconductor material with the metallization layers, an appropriate substantially vertically oriented contact structure is provided, a first end of which is connected to a respective contact region of a circuit element, such as a gate electrode and/or the drain and source regions of transistors, and a second end that is connected to a respective metal line in the metallization layer. In some applications, the second end of the contact structure may be connected to a contact region of a further semiconductor-based circuit element, in which case the interconnect structure in the contact level is also referred to as a local interconnect. The contact structure may comprise contact elements or contact plugs having a generally square-like or round shape that are formed in some interlayer dielectric (ILD) material.
In advanced configurations, raised source and drain regions of transistor devices can be contacted by means of combined trench silicide (TS) structures positioned on a gate electrode level and CA contact structures positioned in an insulating layer formed above the gate electrodes and contacting the TS structures, for example. Moreover, CA contact structures may directly contact source/drain regions of FETs or may contact source/drain regions via TS structures.
However, contacting electrodes of transistor devices poses an increasing problem due to the aggressive overall downscaling. In fact, the engineers face severe scaling and patterning limitations. In particular, in 22 nm manufacturing technologies, problems occur with respect to contact holes etched through the buried insulation layer of an SOI substrate adjacent to shallow trench isolations (STIs), resulting in CA contacts creating shorts to the semiconductor bulk substrate of the SOI substrate. In order to avoid such shorts in 22 nm technologies, it was proposed to arrange the CA contacts over active regions without overlap of STI regions. However, in sub-22 nm, for example, 12 nm, technologies, due to the highly-reduced critical dimensions, design rules demand for some overlap of CA contacts and STI regions.
In view of the situation described above, the present disclosure provides means for reliably forming contacts, in particular, local interconnecting structures, for electrically connecting source/drain regions of FETs without a risk of forming electrical shorts to the bulk substrate of the SOI substrate.
SUMMARY OF THE DISCLOSURE
The following presents a simplified summary of the disclosure in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
Generally the subject matter disclosed herein relates to semiconductor devices comprising SOI FETs, wherein source/drain regions are contacted by interconnects (contacts) adjacent to isolation regions, in particular, shallow trench isolations (STIs).
A method of manufacturing a semiconductor device as disclosed herein includes the steps of providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer that may be comprised of a variety of different insulating materials, e.g., a silicon dioxide, hereinafter generically referred to as a “BOX” layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, forming a shallow trench isolation (STI) in the SOI substrate, forming a FET in and over the SOI substrate, and forming a contact to a source or drain region of the FET, the source or drain region being positioned adjacent to the STI. The step of forming the shallow trench isolation includes: (a) forming a trench in the SOI substrate; (b) filling a lower portion of the trench with a first dielectric layer, the first dielectric layer, for example, being made of a flowable oxide material; (c) forming a buffer layer, for example, comprising or made of a nitride material (particularly, silicon nitride, for example, Si3N4), over the first dielectric layer, the buffer layer having a material different from the material of the first dielectric layer; and (d) forming a second dielectric layer, for example, an oxide layer, over the buffer layer and made of a material different from the material of the buffer layer.
The buffer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate. The second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
Further, a method of manufacturing a semiconductor device is provided including the steps of providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation (BOX) layer, forming a shallow trench isolation (STI) in the SOI substrate, forming a FET in and over the SOI substrate, and forming a contact to a source or drain region of the FET, the source or drain region being positioned adjacent to the STI. The step of forming the shallow trench isolation includes: (a) forming a trench in the SOI substrate; (b) filling a lower portion of the trench with a first dielectric layer (for example, made of a flowable oxide material); (c) forming a spacer layer (for example, made of a silicon nitride material) over the first dielectric layer and over sidewalls of the trench, the spacer layer having a material different from the material of the first dielectric layer; and (d) forming a second dielectric layer (for example, made of an oxide material) over the spacer layer, the second dielectric layer having a material different from the material of the spacer layer. The spacer layer is formed only at the sidewalls of the trench and, thus, does not extend over the entire width of the trench. Moreover, the spacer layer may be formed at the BOX level above the upper surface of the semiconductor bulk substrate.
The spacer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate. The second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
Furthermore, a semiconductor device is provided including an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact (interconnect) contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation. The shallow trench isolation comprises a trench formed in the SOI substrate, a first dielectric layer, for example, made of a flowable oxide material, filled in a lower portion of the trench (and, thereby, covering the bottom of the trench), a first material layer formed over the first dielectric layer, the first material layer (for example, made of an oxide material) having a material different from the material of the first dielectric layer, and a second dielectric layer (for example, made of an oxide material) formed over the first material layer and made of a material different from the material of the first material layer.
The first material layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate. The second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
The first material layer may comprise spacer layers formed over sidewalls of the trench and a second material layer formed between the spacer layers and of a material different from the material of the spacer layers.
Furthermore, a semiconductor device is provided including an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried insulation layer, a shallow trench isolation (STI) formed in the SOI substrate, a FET formed in and over the SOI substrate, and a contact contacting one of a source and a drain region of the FET, the source or drain region being positioned adjacent to the shallow trench isolation. The shallow trench isolation comprises a trench formed in the SOI substrate, a first dielectric layer, for example, made of a flowable oxide material, filled in a lower portion of the trench (and, thereby, covering the bottom of the trench), a spacer layer formed over the first dielectric layer and over sidewalls of the trench, the spacer layer (for example, made of a silicon nitride material) having a material different from the material of the first dielectric layer, and a second dielectric layer (for example, made of an oxide material) formed over the spacer layer and made of a material different from the material of the spacer layer.
The spacer layer may be formed at the BOX level over the semiconductor bulk substrate of the SOI substrate. The second dielectric layer may be formed at the semiconductor layer level and may extend partially below the upper surface of the buried insulation layer.
In all of the above-described embodiments, the contact may extend into the second dielectric layer and may reach the buffer layer or the spacer layer. In fact, the buffer layer or the spacer layer protects the semiconductor bulk substrate from over-etching of a contact hole to be formed in the process of forming the contact.
BRIEF DESCRIPTION OF THE DRAWINGS
The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
FIG. 1 illustrates a semiconductor device comprising a contact to a source/drain region of a FET and partially formed over an STI, according to an exemplary embodiment;
FIGS. 2a-2j show different manufacturing stages of a process of forming the semiconductor device shown in FIG. 1;
FIG. 3 illustrates a semiconductor device comprising a contact to a source/drain region of a FET and partially formed over an STI, according to another exemplary embodiment; and
FIGS. 4a-4f show different manufacturing stages of a process of forming the semiconductor device shown in FIG. 3.
While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
DETAILED DESCRIPTION
Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
The following embodiments are described in sufficient detail to enable those skilled in the art to make use of the invention. It is to be understood that other embodiments would be evident, based on the present disclosure, and that system, structure, process or mechanical changes may be made without departing from the scope of the present disclosure. In the following description, numeral-specific details are given to provide a thorough understanding of the disclosure. However, it would be apparent that the embodiments of the disclosure may be practiced without the specific details. In order to avoid obscuring the present disclosure, some well-known circuits, system configurations, structure configurations and process steps are not disclosed in detail.
The present disclosure will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details which are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary or customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition shall be expressively set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present methods are applicable to a variety of technologies, for example, NMOS, PMOS, CMOS, etc., particularly in the context of fully depleted silicon-on-insulator (FDSOI) technologies used for manufacturing ICs. The manufacturing techniques may be integrated in CMOS manufacturing processes. In particular, the process steps described herein are utilized in conjunction with any semiconductor device fabrication process that forms FETs and STIs for integrated circuits, and the process is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices such as SRAM devices, etc. Although the term “MOS” properly refers to a device having a metal gate electrode and an oxide gate insulator, that term is used throughout to refer to any semiconductor device that includes a conductive gate electrode (whether metal or other conductive material) that is positioned over a gate insulator (whether oxide or other insulator) which, in turn, is positioned over a semiconductor bulk substrate.
Herein, techniques of manufacturing semiconductor devices comprising FETs are provided wherein contacts to source/drain regions of the FETs can be reliably formed. In particular, the disclosed techniques allow for an arrangement of the contacts such that the contacts at least partially cover STI regions without a risk of forming an electrical short to the semiconductor bulk substrate of the SOI substrate by the contact material.
FIG. 1 illustrates a semiconductor device according to an example of the present disclosure. As shown in FIG. 1 the semiconductor device comprises an SOI substrate comprising a semiconductor bulk substrate 101, a buried insulation (e.g., silicon dioxide) layer 102 formed on the semiconductor bulk substrate and a semiconductor layer 103 formed on the buried insulation layer 102.
The bulk semiconductor bulk substrate 101 may be a silicon substrate, in particular, a single crystal silicon substrate. Other materials may be used to form the semiconductor bulk substrate such as, for example, germanium, silicon germanium, gallium phosphate, gallium arsenide, etc. The semiconductor bulk substrate 101 may comprise N+/P+ doped regions for back biasing. The buried insulation layer 102 may include a dielectric material and may have a thickness of below 50 nm, for example. The buried insulation layer 102 may comprise silicon (di)oxide, for example, borosilicate glass. The buried insulation layer 102 may be composed of different layers and one of the different layers may comprise borophosphosilicate glass (BPSG) or an SiO2-compound comprising boron. The semiconductor layer 103 may provide the channel region of the FET and may be comprised of any appropriate semiconductor material, such as silicon, silicon/germanium, silicon/carbon, other II-VI or III-V semiconductor compounds and the like. The semiconductor layer 103 may have a thickness suitable for forming a fully depleted field effect transistor, for example, a thickness in a range from about 5-8 nm. For example, the thickness of the semiconductor layer 103 may be in the range of 5-20 nm, in particular, 5-10 nm, and the thickness of the buried insulation layer 102 may be in the range of 10-50 nm, in particular, 10-30 nm and, more particularly, 15-25 nm.
In a P-channel FET area of the semiconductor layer 103, an SiGe channel may be formed. For example, a compressive strained silicon-germanium channel (cSiGe) is formed in the semiconductor layer 103 of the SOI substrate by local Ge enrichment involving the epitactical formation of a compressive SiGe layer on the exposed surface of the semiconductor layer 103. The compressive silicon-germanium channel may be provided in order to enhance the mobility of charge carriers in the channel region of a P-channel FET that is to be formed in the PFET area. It is noted that epitaxy may be supplemented by a condensation anneal that drives the Ge atoms into the SOI channel and oxidizes the epitaxial SiGe at the same time.
Another semiconductor layer 104 comprising an upper silicided region 105 is formed over the semiconductor layer 103 of the SOI substrate. A shallow trench isolation (STI) is formed in the semiconductor bulk substrate 101 and a lower portion of the STI is filled with a dielectric layer 106, for example, a flowable oxide material layer. A dielectric buffer layer 107 is formed at a buried insulation level over the dielectric layer 106. The dielectric buffer layer 107 is made of a material different from the one of the dielectric layer 106 and also different from the one of the buried insulation layer 102. The dielectric buffer layer 107 may comprise a nitride material, for example, SiN. In and over the SOI substrate, a FET 108 is formed. The FET 108 comprises source/drain regions 108 a, a silicided gate electrode 108 b, a gate dielectric 108 c and sidewall spacers 108 d.
The raised source and drain regions 108 a may be formed, for example, by epitaxial growth. The gate electrode 108 b may comprise metal gate and polysilicon gate materials. The material of the metal gate may include La, AL or TiN, for example.
The metal gate may include a work function adjusting material, for example, TiN. In particular, the metal may comprise a work function adjusting material that comprises an appropriate transition metal nitride, for example, those from Groups IV-VI in the Periodic Table, including, for example, titanium nitride (TiN), tantalum nitride (TaN), titanium aluminum nitride (TiAlN), tantalum aluminum nitride (TaAlN), niobium nitride (NbN), vanadium nitride (VN), tungsten nitride (WN), and the like, with a thickness of about 1-60 nm. Moreover, the effective work function of the metal gate can be adjusted by added impurities, for example, Al, C or F. Atop of the metal gate, the poly gate may be formed.
The gate electrode 108 b is separated from the semiconductor layer 103 of the FDSOI substrate by the gate dielectric 108 c. The gate dielectric 108 c may comprise a high-k material layer with a dielectric constant k of above 4. The high-k material layer may comprise a transitional metal oxide, such as at least one of hafnium oxide, hafnium dioxide and hafnium silicon-oxynitride, and may be directly formed on the semiconductor layer of the FDSOI substrate.
Contact structures (CA contacts) 109 formed in a dielectric layer 110 electrically contact the raised silicided source/drain regions 108 a of the FET 108. It should be noted that a (CB) contact to the gate electrode 108 b may also be formed in the dielectric layer 110. The contacts are electrically isolated from each other. The dielectric layer 110 may comprise or consist of a plasma enhanced nitride (PEN) layer. In particular, the dielectric layer 110 may be an interlayer dielectric (ILD). An oxide layer 111 is formed on the dielectric buffer layer 107 in an upper portion of the STI and additional oxide layers 112 are formed between the dielectric buffer layer 107 and the semiconductor bulk substrate 101 outside of the trench of the STI and between the dielectric layer 106 and the semiconductor bulk substrate 101 in the trench of the STI. Furthermore, an oxide layer 112 a is formed below the dielectric layer 110.
Different from the art, the dielectric buffer layer 107 formed in the STI protects the semiconductor bulk substrate 101 during the process of etching the contact hole (selective oxide etch) in which the CA contact structure 109 to the source/drain region positioned adjacent to the STI is formed. Since over-etching can be prevented, there is no risk of forming an electrical short to the semiconductor bulk substrate 101 by the contact material filled in the etched contact hole.
The formation of the semiconductor device shown in FIG. 1 is now described with reference to FIGS. 2a-2j . The disclosed techniques can be suitably used in manufacturing of semiconductor devices on below 22 nm platforms, for example, 12 nm platforms designed for the manufacture of FDSOI devices.
As shown in FIG. 2a , an SOI substrate comprising a semiconductor bulk substrate 201, a buried insulation (BOX) layer 202 and a semiconductor layer 203 is provided. An oxide layer (pad oxide) 204 is formed on the SOI substrate and a nitride layer (pad nitride) 205 is formed on the oxide layer 204. For example, the nitride layer 205 may be made of Si3N4, SiON or a combination thereof and it may have a thickness of about 30-70 nm. Alternatively, a silicon carbide layer may be formed on the oxide layer 204. The nitride layer 205 may be formed by chemical vapor deposition, plasma enhanced chemical vapor deposition, or low pressure chemical vapor deposition. Another oxide layer 206 is formed on the nitride layer 205 and another layer 207, for example, a nitride layer, is formed on the oxide layer 206. In order to carry out a lithography process, a mask comprising a spin-on-hard mask (SOH) layer 208 and an SiON layer 209 is formed on the layer 207.
A photoresist 210 is formed on the mask layer. A bottom anti-reflective coating (BARC) layer (not shown in FIG. 2a ) may be comprised by the photoresist 210. The mask layer is patterned by means of the photoresist 210 and, based on the patterned mask layer, an etch process is performed in order to define active regions. The etch process stops at the buried insulation layer 202. FIG. 2b shows the resulting structure after stripping of the mask layer. A conventional lithography-etch-lithography-etch process (LELE approach) that may include an additional “memory layer,” for example, an oxide layer, formed on top of the SOH—SiON stack may be followed to obtain the structure shown in FIG. 2b and a trench of an STI (see below).
A thin oxide layer (not shown) may be formed at sidewalls of the etched recesses and a liner 212 is formed on the thin oxide layer (see FIG. 2c ). The thin oxide layer may have a thickness of about 2 nm. For example, the liner 212 may be formed of or comprise a nitride material, such as Si3N4 or SiON, and it may have a thickness of about 2-8 nm. The liner 212 may be formed by plasma enhanced chemical vapor deposition or low pressure chemical vapor deposition. The liner 212 protects the active region in the semiconductor layer 203 during a steam anneal processing performed at a later stage. After deposition of the liner 212 over the sidewalls of the recesses, another etch process is performed that stops at the semiconductor bulk substrate 201, thereby forming a shallow trench. The resulting structure is shown in FIG. 2c . By means of another lithography processing step, a trench 213 is formed (self-aligned with the shallow trench) in the semiconductor bulk substrate (see FIG. 2d ). The trench 213 may have a depth of more than 100 nm, for example, about 200 nm.
As shown in FIG. 2e , oxide layers 214 and 215 may be formed, for example, by oxidation of the semiconductor material of the semiconductor bulk substrate 201. These oxide layers 214, 215 prevent charge trapping between the semiconductor material of the semiconductor bulk substrate 201 and nitride materials formed in a later stage (see description below).
In the manufacturing stage shown in FIG. 2f , the recesses and the trench 213 are filled by a flowable dielectric material 216 in order to form a lower portion of an STI. The flowable dielectric material 216 is, for example, a flowable oxide material that may comprise silicon oxide or SiONH and may be formed by flowable chemical vapor deposition (FCVD). At the moment of deposition, the flowable dielectric material 216 has fluid characteristics similar to spin-on-glass films and, therefore, it shows excellent gap filling capability. The flowable dielectric material 216 may be formed by using a spin-on dielectric (SOD) formation process, or by depositing a flowable dielectric by a chemical vapor deposition (CVD) process, such as radical-component CVD. Excessive flowable dielectric material 216 formed on the layer 207 is removed, for example, by chemical mechanical polishing (CMP). During the CMP process, the layer 207 serves as a planarization stop layer.
The flowable dielectric fill is followed by a steam anneal. The steam anneal is performed either in the same process chamber used for the deposition of the flowable dielectric material 216 or in another process chamber. The steam anneal results in shrinking and densification of the dielectric material 216. The steam anneal may be performed for some minutes to some hours and at a temperature of some hundred ° C., for example. The anneal process may be performed at a temperature in a range of about 150-800° C. According to one example, the anneal process may start at about 150° C. and ramp up the temperature gradually to a predetermined temperature of about 500-800° C. The pressure of the anneal process may be in a range of about 500-800 Torr. The flow rate of steam may be in a range of about 1-2 slm (standard-liter per meter). The duration of the steam thermal anneal process may, particularly, be in a range from about 20 minutes to about 2 hours.
As shown in FIG. 2g , oxide removal down to or near the level of the upper surface of the semiconductor bulk substrate 201 is performed that may be followed by a removal of the nitride layer 212. In the manufacturing stage shown in FIG. 2h , the recesses are filled by a nitride material 217. The nitride material is recessed to a level below the lower surface of the semiconductor layer 203 (see FIG. 2i ). This recess can be obtained by a wet hot phosphor etch during which the oxide layer 206 and, particularly, the liner 212 protects the pad nitride 205. Alternatively, the nitride material 217 may be recessed by means of reactive ion etching (RIE). The recess results in nitride buffer layers 217 a, in particular, a nitride buffer layer 217 a in the STI. Due to the different oxide layers, any direct contact between the nitride buffer layers 217 a and the semiconductor material of the semiconductor bulk substrate 201 is avoided.
In the manufacturing stage shown in FIG. 2j , an oxide material 218 is formed on the nitride buffer layers 217 a to form an upper portion of an STI. For example, the oxide material 218 is not a flowable dielectric material and it may be a high-density plasma oxide formed by high-density plasma chemical vapor deposition and it may comprise a silicon oxide. Excessive oxide material 218 may be removed by chemical mechanical polishing. In particular, the oxide material 218 may be the same as the material of the buried insulation layer 202 of the SOI substrate.
Formation of the FET 108 and the contacts 109, etc. may be performed as known in the art to obtain the semiconductor device shown in FIG. 1. In principle, the CA contact structures 109 shown in FIG. 1 could be formed by depositing a liner made of Ti or TiN, for example, followed by filling the contact holes with a conductive material, for example, tungsten, and followed by performing a CM′ process to remove excessive material of the CA contact structures.
Different from the art, the nitride buffer layer formed in the STI (see reference numbers 217 a in FIGS. 2j and 107 in FIG. 1) prevents over-etching into the semiconductor bulk substrate 101, 201 when forming a contact hole for the contact 109 contacting a source/drain region 108 a of the FET 108 close to the STI (see FIG. 1).
FIG. 3 illustrates a semiconductor device according to another exemplary embodiment. As shown in FIG. 3, the semiconductor device comprises an SOI substrate comprising a semiconductor bulk substrate 301, a buried insulation (BOX) layer 302 formed on the semiconductor bulk substrate and a semiconductor layer 303 formed on the buried insulation layer 302. The SOI substrate may be similar to the one described above with reference to the embodiment illustrated in FIG. 1.
Another semiconductor layer 304 comprising an upper silicided region 305 is formed over the semiconductor layer 303 of the SOI substrate. A lower portion of a shallow trench isolation (STI) formed in the semiconductor bulk substrate 301 is filed with a dielectric layer 306. A dielectric liner 307 is formed in the STI at the levels of the semiconductor bulk substrate 301 and the buried insulation layer 302. The dielectric liner 307 may comprise a nitride material, for example, SiN. A spacer layer 308, for example, a nitride layer, is also formed in the STI. A dielectric material 309, for example, an oxide material, is formed in an upper portion of the STI. In and over the SOI substrate, a FET 310 is formed. The FET 310 comprises source/drain regions 310 a, a silicided gate electrode 310 b, a gate dielectric 310 c and sidewall spacers 310 d. CA contacts 311 are formed in a dielectric layer 312, for example, a plasma enhanced nitride layer, for electrically contacting the source/drain regions 310 a of the FET 310. In particular, the dielectric layer 312 may be an interlayer dielectric (ILD). An oxide layer 313 is formed below the dielectric layer 312.
Different from the art, the spacer layer 308 formed in the STI protects the semiconductor bulk substrate 301 during the process of etching the contact hole (selective oxide etch) in which the CA contact structure 311 close to the STI is formed. Since over-etching may be prevented, there is no risk of forming an electrical short to the semiconductor bulk substrate 301 by the contact material that is filled in the etched contact hole in order to form the contact 311.
The formation of the semiconductor device shown in FIG. 3 is now described with reference to FIGS. 4a-4f . The disclosed techniques may be suitably used in manufacturing of semiconductor devices on below 22 nm platforms, for example, 12 nm platforms designed for the manufacture of FDSOI devices.
The process flow described above with reference to FIGS. 2a-2b is also carried out in this embodiment with the exception that the etching process stops at the surface of the semiconductor bulk substrate 401. An SOI substrate similar to the one described with reference to FIG. 2a is provided (see FIG. 4a ). The SOI substrate comprises a semiconductor bulk substrate 401, a buried insulation (BOX) layer 402 and a semiconductor layer 403. An oxide layer (pad oxide) 404 is formed on the SOI substrate and a nitride layer (pad nitride) 405 is formed on the oxide layer 404. For example, the nitride layer 405 may be made of Si3N4, SiON or a combination thereof and it may have a thickness of about 30-70 nm. Alternatively, a silicon carbide layer may be formed on the oxide layer 404. The nitride layer 405 may be formed by chemical vapor deposition, plasma enhanced chemical vapor deposition, or low pressure chemical vapor deposition. Another oxide layer 406 is formed on the nitride layer 405 and another layer 407, for example, a nitride layer, is formed on the oxide layer 406. A trench 408 is formed in the entire stack and two recesses 409 are formed down to the level of the upper surface of the semiconductor bulk substrate 401 of the SOI substrate.
In the manufacturing step shown in FIG. 4b , a liner 410 is formed over sidewalls of the trench 408 and the recesses 409. The liner 410 may be formed on a thin oxide layer (not shown in FIG. 4b ) and it may comprise or consist of an oxide or carbide material. The trench 408 and the recesses 409 are filled by a flowable dielectric material 411 in order to form a lower portion of an STI. The flowable dielectric material 411 is, for example, a flowable oxide material that may comprise silicon oxide or SiONH and may be formed by flowable chemical vapor deposition (FCVD). Excessive flowable dielectric material 411 formed on the layer 407 is removed, for example, by chemical mechanical polishing (CMP). During the CMP process, the layer 407 serves as a planarization stop layer. The flowable dielectric fill is followed by a steam anneal, for example, a steam anneal similar to the one described above with reference to FIG. 2 f.
As shown in FIG. 4c , an oxide removal down to or near to the level of the upper surface of the semiconductor bulk substrate 401 is performed. In the manufacturing stage shown in FIG. 4c , a spacer layer 412 is formed in the recesses resulting from the oxide removal. The spacer layer 412 may comprise or consist of a nitride material. The deposited spacer layer 412 is etched to obtain spacers 412 a, as shown in FIG. 4d . The etching may comprise a long anisotropic RIE process, wherein the oxide layer 406 serves as a protection layer against the anisotropic attack of the nitride layer 405. In particular, spacers 412 are formed on the lower portion (formed in the semiconductor bulk substrate 401) of an STI filled with the flowable dielectric material 411. It is noted that the spacers 412 a have no direct contact to active regions. During the process of etching of the spacer layer 412 a, portions of the liner 410 are also removed.
In the manufacturing stage shown in FIG. 4e , an oxide material 413 is filled in the recesses to form an upper portion of the STI. For example, the oxide material 413 is not a flowable dielectric material and it may be a high-density plasma oxide formed by high-density plasma chemical vapor deposition and it may comprise a silicon oxide. Excessive oxide material 413 may be removed by chemical mechanical polishing. In particular, the oxide material 413 may be the same as the material of the buried insulation layer 402 of the SOI substrate. The layer 405 and an upper portion of the oxide material 413 are removed as it is shown in FIG. 4f . Formation of the FET and the contacts, etc. can be performed as known in the art to obtain the semiconductor device shown in FIG. 3.
In all of the above-described embodiments, the CA contact directly contacts the source/drain region of the FET. It has to be noted, however, that the described process flows may be integrated in the procedure of contacting a source/drain region via a trench silicide (TS) structure. Formation of the TS structures may comprise forming trenches in the dielectric layer 110 of FIG. 1 or the dielectric layer 312 of FIG. 3 thereby exposing portions of the underlying source/drain regions. Thereafter, some metal silicide can be formed in the thus formed trenches and, subsequently, tungsten or any other suitable material can be formed on the metal silicide.
As a result, the present disclosure provides SOI semiconductor devices comprising FETs with source/drain regions that are reliably contacted without electrical shorts to the semiconductor bulk substrate.
The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Note that the use of terms, such as “first,” “second,” “third” or “fourth” to describe various processes or structures in this specification and in the attached claims is only used as a shorthand reference to such steps/structures and does not necessarily imply that such steps/structures are performed/formed in that ordered sequence. Of course, depending upon the exact claim language, an ordered sequence of such processes may or may not be required. Accordingly, the protection sought herein is as set forth in the claims below.

Claims (19)

What is claimed:
1. A method of manufacturing a semiconductor device, comprising:
providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on said semiconductor bulk substrate and a semiconductor layer formed on said buried insulation layer;
forming a shallow trench isolation in said SOI substrate;
forming a FET in and over said SOI substrate; and
forming a contact to a source or drain region of said FET, said source or drain region being positioned adjacent to said shallow trench isolation;
wherein forming said shallow trench isolation comprises (a) forming a trench in said SOI substrate and extending into said semiconductor bulk substrate, (b) filling a lower portion of said trench with a first dielectric layer, (c) forming a second dielectric layer over said first dielectric layer, said second dielectric layer having a material different from a material of said first dielectric layer, wherein an uppermost surface of said second dielectric layer does not extend above an uppermost surface of said buried insulation layer, and (d) forming a third dielectric layer over said second dielectric layer, said third dielectric layer having a material different from said material of said second dielectric layer and wherein forming said shallow trench isolation further comprises forming an oxide layer on sidewalls of said trench below a level of said uppermost surface of said buried insulation layer and wherein said second dielectric layer is formed above a level of an upper surface of said semiconductor bulk substrate.
2. The method of claim 1, wherein said contact is partially formed through said third dielectric layer.
3. The method of claim 2, wherein said contact mechanically directly contacts said second dielectric layer.
4. The method of claim 2, wherein forming said contact comprises forming a fourth dielectric layer over said FET and etching a contact hole in said fourth dielectric layer and said third dielectric layer using said second dielectric layer as an etch stop.
5. The method of claim 1, further comprising forming at least one oxide layer between substantially vertically oriented surfaces of said second dielectric layer and substantially vertically oriented surfaces of at least one semiconductor material of said SOI substrate.
6. A method of manufacturing a semiconductor device, comprising:
providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on said semiconductor bulk substrate and a semiconductor layer formed on said buried insulation layer;
forming a shallow trench isolation in said SOI substrate;
forming a FET in and over said SOI substrate;
forming a contact to a source or drain region of said FET, said source or drain region being positioned adjacent to said shallow trench isolation;
wherein forming said shallow trench isolation comprises (a) forming a trench in said SOI substrate and extending into said semiconductor bulk substrate, (b) filling a lower portion of said trench with a first dielectric layer, (c) forming a spacer layer over said first dielectric layer and over sidewalls of said trench, said spacer layer having a material different from a material of said first dielectric layer, wherein an uppermost surface of said spacer layer does not extend above an uppermost surface of said buried insulation layer, and (d) forming a second dielectric layer over said spacer layer, said second dielectric layer having a material different from said material of said spacer layer; and
forming a liner on sidewalls of said trench before forming said first and second dielectric layers and forming said spacer layer, wherein said liner is made of a material different from said material of said first and second dielectric layers and said spacer layer.
7. The method of claim 6, wherein said contact is partially formed in said second dielectric layer.
8. The method of claim 7, wherein said contact mechanically contacts said spacer layer.
9. The method of claim 7, wherein forming said contact comprises forming a third dielectric layer over said FET and etching a contact hole in said third dielectric layer and said second dielectric layer using said spacer layer as an etch stop.
10. The method of claim 6, wherein said spacer layer comprises sidewall spacers, and said second dielectric layer directly mechanically contacts said first dielectric layer between said sidewall spacers.
11. A method of manufacturing a semiconductor device, comprising:
providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on said semiconductor bulk substrate and a semiconductor layer formed on said buried insulation layer;
forming a shallow trench isolation in said SOI substrate;
forming a FET in and over said SOI substrate; and
forming a contact to a source or drain region of said FET, said source or drain region being positioned adjacent to said shallow trench isolation;
wherein forming said shallow trench isolation comprises:
forming a trench in said SOI substrate and extending into said semiconductor bulk substrate;
filling a lower portion of said trench with a first dielectric layer, said first dielectric layer comprising a flowable material;
forming a second dielectric layer over said first dielectric layer, said second dielectric layer having a material different from a material of said first dielectric layer;
recessing the second dielectric layer to define an uppermost surface of said second dielectric layer that does not extend above an uppermost surface of said buried insulation layer; and
forming a third dielectric layer over said second dielectric layer, said third dielectric layer having a material different from said material of said second dielectric layer.
12. The method of claim 11, wherein said contact is partially formed through said third dielectric layer.
13. The method of claim 12, wherein said contact mechanically directly contacts said second dielectric layer.
14. The method of claim 12, wherein forming said contact comprises forming a fourth dielectric layer over said FET and etching a contact hole in said fourth dielectric layer and said third dielectric layer using said second dielectric layer as an etch stop.
15. The method of claim 11, wherein forming said shallow trench isolation further comprises forming an oxide layer on sidewalls of said trench below a level of an upper surface of said buried insulation layer and wherein said second dielectric layer is formed above a level of an upper surface of said semiconductor bulk substrate.
16. The method of claim 11, further comprising forming at least one oxide layer between substantially vertically oriented surfaces of said second dielectric layer and substantially vertically oriented surfaces of at least one semiconductor material of said SOI substrate.
17. The method of claim 11, wherein said second dielectric layer comprises sidewall spacers, and said third dielectric layer directly mechanically contacts said first dielectric layer between said sidewall spacers.
18. A method of manufacturing a semiconductor device, comprising:
providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on said semiconductor bulk substrate and a semiconductor layer formed on said buried insulation layer;
forming a shallow trench isolation in said SOI substrate;
forming a FET in and over said SOI substrate;
forming a contact to a source or drain region of said FET, said source or drain region being positioned adjacent to said shallow trench isolation;
wherein forming said shallow trench isolation comprises (a) forming a trench in said SOI substrate and extending into said semiconductor bulk substrate, (b) filling a lower portion of said trench with a first dielectric layer, (c) forming a second dielectric layer over said first dielectric layer, said second dielectric layer having a material different from a material of said first dielectric layer, wherein an uppermost surface of said second dielectric layer does not extend above an uppermost surface of said buried insulation layer, and (d) forming a third dielectric layer over said second dielectric layer, said third dielectric layer having a material different from said material of said second dielectric layer; and
forming at least one oxide layer between substantially vertically oriented surfaces of said second dielectric layer and substantially vertically oriented surfaces of at least one semiconductor material of said SOI substrate.
19. A method of manufacturing a semiconductor device, comprising:
providing an SOI substrate comprising a semiconductor bulk substrate, a buried insulation layer formed on said semiconductor bulk substrate and a semiconductor layer formed on said buried insulation layer;
forming a shallow trench isolation in said SOI substrate;
forming a FET in and over said SOI substrate; and
forming a contact to a source or drain region of said FET, said source or drain region being positioned adjacent to said shallow trench isolation;
wherein forming said shallow trench isolation comprises (a) forming a trench in said SOI substrate and extending into said semiconductor bulk substrate, (b) filling a lower portion of said trench with a first dielectric layer, (c) forming a spacer layer over said first dielectric layer and over sidewalls of said trench, said spacer layer having a material different from a material of said first dielectric layer, wherein an uppermost surface of said spacer layer does not extend above an uppermost surface of said buried insulation layer, and (d) forming a second dielectric layer over said spacer layer, said second dielectric layer having a material different from said material of said spacer layer and wherein said spacer layer comprises sidewall spacers, and said second dielectric layer directly mechanically contacts said first dielectric layer between said sidewall spacers.
US15/897,570 2018-02-15 2018-02-15 Semiconductor device with interconnect to source/drain Active 2038-04-05 US10707330B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/897,570 US10707330B2 (en) 2018-02-15 2018-02-15 Semiconductor device with interconnect to source/drain
US16/854,552 US10923579B2 (en) 2018-02-15 2020-04-21 Semiconductor device with interconnect to source/drain

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/897,570 US10707330B2 (en) 2018-02-15 2018-02-15 Semiconductor device with interconnect to source/drain

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/854,552 Division US10923579B2 (en) 2018-02-15 2020-04-21 Semiconductor device with interconnect to source/drain

Publications (2)

Publication Number Publication Date
US20190252522A1 US20190252522A1 (en) 2019-08-15
US10707330B2 true US10707330B2 (en) 2020-07-07

Family

ID=67541171

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/897,570 Active 2038-04-05 US10707330B2 (en) 2018-02-15 2018-02-15 Semiconductor device with interconnect to source/drain
US16/854,552 Active US10923579B2 (en) 2018-02-15 2020-04-21 Semiconductor device with interconnect to source/drain

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/854,552 Active US10923579B2 (en) 2018-02-15 2020-04-21 Semiconductor device with interconnect to source/drain

Country Status (1)

Country Link
US (2) US10707330B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10816728B1 (en) * 2019-11-18 2020-10-27 Globalfoundries Inc. Polarizers with confinement cladding

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9871100B2 (en) * 2015-07-29 2018-01-16 Taiwan Semiconductor Manufacturing Co., Ltd. Trench structure of semiconductor device having uneven nitrogen distribution liner
US20200402917A1 (en) * 2019-06-18 2020-12-24 Intel Corporation Integrated circuit structure
US11195724B1 (en) * 2020-07-01 2021-12-07 Nanya Technology Corporation Method of manufacturing semiconductor structure
CN116666218A (en) * 2022-02-21 2023-08-29 联华电子股份有限公司 Semiconductor element and manufacturing method thereof

Citations (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604162A (en) * 1983-06-13 1986-08-05 Ncr Corporation Formation and planarization of silicon-on-insulator structures
US5250836A (en) * 1989-12-20 1993-10-05 Fujitsu Limited Semiconductor device having silicon-on-insulator structure
US5480832A (en) * 1991-10-14 1996-01-02 Nippondenso Co., Ltd. Method for fabrication of semiconductor device
US5496765A (en) * 1993-06-23 1996-03-05 Siemens Aktiengesellschaft Method for manufacturing an insulating trench in a substrate for smart-power technologies
US5559357A (en) * 1992-09-21 1996-09-24 Krivokapic; Zoran Poly LDD self-aligned channel transistors
US5607875A (en) * 1994-05-31 1997-03-04 Fuji Electric Co., Ltd. Method of separating a semiconductor wafer with dielectrics
US5700712A (en) * 1993-06-23 1997-12-23 Siemens Aktiengesellschaft Method for manufacturing an insulating trench in an SOI substrate for smartpower technologies
US20010050397A1 (en) * 2000-06-08 2001-12-13 Takuji Matsumoto Semiconductor device and method of manufacturing the same
US6333232B1 (en) * 1999-11-11 2001-12-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US20020025654A1 (en) * 2000-08-31 2002-02-28 Koji Arita Method for manufacturing a semiconductor device
US6440817B2 (en) * 2000-03-01 2002-08-27 Micron Technology, Inc. Methods of forming integrated circuitry
US6465296B1 (en) * 2000-02-22 2002-10-15 Chartered Semiconductor Manufacturing Ltd Vertical source/drain contact semiconductor
US20030020117A1 (en) * 2001-07-28 2003-01-30 Samsung Electronics Co., Ltd. Silicon on insulator device having trench isolation layer and method for manufacturing the same
US6524929B1 (en) * 2001-02-26 2003-02-25 Advanced Micro Devices, Inc. Method for shallow trench isolation using passivation material for trench bottom liner
US6524928B1 (en) * 1999-03-04 2003-02-25 Fuji Electric Co., Ltd. Semiconductor device and method for manufacturing the same
US20030040187A1 (en) * 2001-08-27 2003-02-27 Matsushita Electric Industrial Co., Ltd. Method for fabricating semiconductor device
US6528379B2 (en) * 2000-09-07 2003-03-04 Sanyo Electric Co., Ltd. Method for manufacturing semiconductor integrated circuit device
US6576949B1 (en) * 1999-08-30 2003-06-10 Advanced Micro Devices, Inc. Integrated circuit having optimized gate coupling capacitance
US20030153136A1 (en) * 2002-02-14 2003-08-14 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing semicontor device having trench isolation
US6653674B2 (en) * 2000-02-22 2003-11-25 Chartered Semiconductor Manufacturing Ltd Vertical source/drain contact semiconductor
US6657276B1 (en) * 2001-12-10 2003-12-02 Advanced Micro Devices, Inc. Shallow trench isolation (STI) region with high-K liner and method of formation
US20040026746A1 (en) * 2002-08-09 2004-02-12 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6780728B2 (en) * 2002-06-21 2004-08-24 Micron Technology, Inc. Semiconductor constructions, and methods of forming semiconductor constructions
US20050145937A1 (en) * 2003-12-29 2005-07-07 Kuang-Hsin Chen STI liner for SOI structure
US6979627B2 (en) * 2004-04-30 2005-12-27 Freescale Semiconductor, Inc. Isolation trench
US7230270B2 (en) * 2004-11-24 2007-06-12 Taiwan Semiconductor Manfacturing Company, Ltd. Self-aligned double gate device and method for forming same
US7316981B2 (en) * 2003-07-22 2008-01-08 Micron Technology, Inc. Method of removing silicon from a substrate
US7491622B2 (en) * 2006-04-24 2009-02-17 Freescale Semiconductor, Inc. Process of forming an electronic device including a layer formed using an inductively coupled plasma
US7528078B2 (en) * 2006-05-12 2009-05-05 Freescale Semiconductor, Inc. Process of forming electronic device including a densified nitride layer adjacent to an opening within a semiconductor layer
US7670895B2 (en) * 2006-04-24 2010-03-02 Freescale Semiconductor, Inc Process of forming an electronic device including a semiconductor layer and another layer adjacent to an opening within the semiconductor layer
US8168507B2 (en) * 2009-08-21 2012-05-01 International Business Machines Corporation Structure and method of forming enhanced array device isolation for implanted plate EDRAM
US8492838B2 (en) * 2009-11-16 2013-07-23 International Business Machines Corporation Isolation structures for SOI devices with ultrathin SOI and ultrathin box
US20130334651A1 (en) * 2012-06-18 2013-12-19 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US8637365B2 (en) * 2012-06-06 2014-01-28 International Business Machines Corporation Spacer isolation in deep trench
US8981480B2 (en) * 2010-08-27 2015-03-17 Samsung Electronics Co., Ltd. Semiconductor device having low resistivity region under isolation layer
US9059244B2 (en) * 2013-10-15 2015-06-16 International Business Machines Corporation Fabricating shallow-trench isolation semiconductor devices to reduce or eliminate oxygen diffusion
US9343527B2 (en) * 2011-12-05 2016-05-17 Renesas Electronics Corporation Semiconductor device including an isolation film buried in a groove
US9368386B2 (en) * 2011-05-20 2016-06-14 Globalfoundries Singapore Pte. Ltd. Corner transistor suppression
US9502586B1 (en) * 2015-09-14 2016-11-22 Qualcomm Incorporated Backside coupled symmetric varactor structure
US20170084628A1 (en) * 2015-09-18 2017-03-23 Qualcomm Incorporated Substrate-transferred, deep trench isolation silicon-on-insulator (soi) semiconductor devices formed from bulk semiconductor wafers
US9899257B1 (en) * 2017-03-03 2018-02-20 Globalfoundries Inc. Etch stop liner for contact punch through mitigation in SOI substrate

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10483154B1 (en) * 2018-06-22 2019-11-19 Globalfoundries Inc. Front-end-of-line device structure and method of forming such a front-end-of-line device structure

Patent Citations (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604162A (en) * 1983-06-13 1986-08-05 Ncr Corporation Formation and planarization of silicon-on-insulator structures
US5250836A (en) * 1989-12-20 1993-10-05 Fujitsu Limited Semiconductor device having silicon-on-insulator structure
US5480832A (en) * 1991-10-14 1996-01-02 Nippondenso Co., Ltd. Method for fabrication of semiconductor device
US5559357A (en) * 1992-09-21 1996-09-24 Krivokapic; Zoran Poly LDD self-aligned channel transistors
US5700712A (en) * 1993-06-23 1997-12-23 Siemens Aktiengesellschaft Method for manufacturing an insulating trench in an SOI substrate for smartpower technologies
US5496765A (en) * 1993-06-23 1996-03-05 Siemens Aktiengesellschaft Method for manufacturing an insulating trench in a substrate for smart-power technologies
US5607875A (en) * 1994-05-31 1997-03-04 Fuji Electric Co., Ltd. Method of separating a semiconductor wafer with dielectrics
US6524928B1 (en) * 1999-03-04 2003-02-25 Fuji Electric Co., Ltd. Semiconductor device and method for manufacturing the same
US6576949B1 (en) * 1999-08-30 2003-06-10 Advanced Micro Devices, Inc. Integrated circuit having optimized gate coupling capacitance
US6333232B1 (en) * 1999-11-11 2001-12-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device and method of manufacturing the same
US6653674B2 (en) * 2000-02-22 2003-11-25 Chartered Semiconductor Manufacturing Ltd Vertical source/drain contact semiconductor
US6465296B1 (en) * 2000-02-22 2002-10-15 Chartered Semiconductor Manufacturing Ltd Vertical source/drain contact semiconductor
US6440817B2 (en) * 2000-03-01 2002-08-27 Micron Technology, Inc. Methods of forming integrated circuitry
US20010050397A1 (en) * 2000-06-08 2001-12-13 Takuji Matsumoto Semiconductor device and method of manufacturing the same
US20020025654A1 (en) * 2000-08-31 2002-02-28 Koji Arita Method for manufacturing a semiconductor device
US6528379B2 (en) * 2000-09-07 2003-03-04 Sanyo Electric Co., Ltd. Method for manufacturing semiconductor integrated circuit device
US6524929B1 (en) * 2001-02-26 2003-02-25 Advanced Micro Devices, Inc. Method for shallow trench isolation using passivation material for trench bottom liner
US6737706B2 (en) * 2001-07-28 2004-05-18 Samsung Electronics Co. Ltd. Silicon on insulator device having trench isolation layer and method for manufacturing the same
US20030020117A1 (en) * 2001-07-28 2003-01-30 Samsung Electronics Co., Ltd. Silicon on insulator device having trench isolation layer and method for manufacturing the same
US20030040187A1 (en) * 2001-08-27 2003-02-27 Matsushita Electric Industrial Co., Ltd. Method for fabricating semiconductor device
US6657276B1 (en) * 2001-12-10 2003-12-02 Advanced Micro Devices, Inc. Shallow trench isolation (STI) region with high-K liner and method of formation
US20030153136A1 (en) * 2002-02-14 2003-08-14 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing semicontor device having trench isolation
US6780728B2 (en) * 2002-06-21 2004-08-24 Micron Technology, Inc. Semiconductor constructions, and methods of forming semiconductor constructions
US20040026746A1 (en) * 2002-08-09 2004-02-12 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US7316981B2 (en) * 2003-07-22 2008-01-08 Micron Technology, Inc. Method of removing silicon from a substrate
US20050145937A1 (en) * 2003-12-29 2005-07-07 Kuang-Hsin Chen STI liner for SOI structure
US6979627B2 (en) * 2004-04-30 2005-12-27 Freescale Semiconductor, Inc. Isolation trench
US7230270B2 (en) * 2004-11-24 2007-06-12 Taiwan Semiconductor Manfacturing Company, Ltd. Self-aligned double gate device and method for forming same
US7491622B2 (en) * 2006-04-24 2009-02-17 Freescale Semiconductor, Inc. Process of forming an electronic device including a layer formed using an inductively coupled plasma
US7670895B2 (en) * 2006-04-24 2010-03-02 Freescale Semiconductor, Inc Process of forming an electronic device including a semiconductor layer and another layer adjacent to an opening within the semiconductor layer
US7528078B2 (en) * 2006-05-12 2009-05-05 Freescale Semiconductor, Inc. Process of forming electronic device including a densified nitride layer adjacent to an opening within a semiconductor layer
US8298907B2 (en) * 2009-08-21 2012-10-30 International Business Machines Corporation Structure and method of forming enhanced array device isolation for implanted plate eDRAM
US8168507B2 (en) * 2009-08-21 2012-05-01 International Business Machines Corporation Structure and method of forming enhanced array device isolation for implanted plate EDRAM
US8492838B2 (en) * 2009-11-16 2013-07-23 International Business Machines Corporation Isolation structures for SOI devices with ultrathin SOI and ultrathin box
US8981480B2 (en) * 2010-08-27 2015-03-17 Samsung Electronics Co., Ltd. Semiconductor device having low resistivity region under isolation layer
US9368386B2 (en) * 2011-05-20 2016-06-14 Globalfoundries Singapore Pte. Ltd. Corner transistor suppression
US9343527B2 (en) * 2011-12-05 2016-05-17 Renesas Electronics Corporation Semiconductor device including an isolation film buried in a groove
US8637365B2 (en) * 2012-06-06 2014-01-28 International Business Machines Corporation Spacer isolation in deep trench
US9171757B2 (en) * 2012-06-18 2015-10-27 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US9252052B2 (en) * 2012-06-18 2016-02-02 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US8703550B2 (en) * 2012-06-18 2014-04-22 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US20130334651A1 (en) * 2012-06-18 2013-12-19 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US9502292B2 (en) * 2012-06-18 2016-11-22 International Business Machines Corporation Dual shallow trench isolation liner for preventing electrical shorts
US9059244B2 (en) * 2013-10-15 2015-06-16 International Business Machines Corporation Fabricating shallow-trench isolation semiconductor devices to reduce or eliminate oxygen diffusion
US9502586B1 (en) * 2015-09-14 2016-11-22 Qualcomm Incorporated Backside coupled symmetric varactor structure
US20170084628A1 (en) * 2015-09-18 2017-03-23 Qualcomm Incorporated Substrate-transferred, deep trench isolation silicon-on-insulator (soi) semiconductor devices formed from bulk semiconductor wafers
US9899257B1 (en) * 2017-03-03 2018-02-20 Globalfoundries Inc. Etch stop liner for contact punch through mitigation in SOI substrate

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10816728B1 (en) * 2019-11-18 2020-10-27 Globalfoundries Inc. Polarizers with confinement cladding

Also Published As

Publication number Publication date
US10923579B2 (en) 2021-02-16
US20200251576A1 (en) 2020-08-06
US20190252522A1 (en) 2019-08-15

Similar Documents

Publication Publication Date Title
US10748901B2 (en) Interlayer via contacts for monolithic three-dimensional semiconductor integrated circuit devices
US10923579B2 (en) Semiconductor device with interconnect to source/drain
US20210134721A1 (en) Backside Power Rail Structure and Methods of Forming Same
US7651939B2 (en) Method of blocking a void during contact formation
US6238967B1 (en) Method of forming embedded DRAM structure
CN100524783C (en) Semiconductor structure and manufacturing method thereof
US9882022B2 (en) Method for manufacturing transistor with SiCN/SiOCN multilayer spacer
CN101714518B (en) Manufacturing method of semiconductor device
CN102376538B (en) Method of forming polysilicon resistor device and semiconductor device
US20130161722A1 (en) Semiconductor devices and methods of manufacturing the same
US7790622B2 (en) Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes
JP2015159302A (en) Novel layout structure for improving performance
US20210408247A1 (en) Source/drain contacts and methods of forming same
KR102418726B1 (en) Semiconductor device and method
US20050191812A1 (en) Spacer-less transistor integration scheme for high-k gate dielectrics and small gate-to-gate spaces applicable to Si, SiGe strained silicon schemes
US10468300B2 (en) Contacting source and drain of a transistor device
US20200328116A1 (en) Semiconductor device and method for fabricating the same
US8941182B2 (en) Buried sublevel metallizations for improved transistor density
TWI783502B (en) Semiconductor structure and method of formation
TWI670794B (en) Semiconductor device comprising trench isolation
US7521380B2 (en) Methods for fabricating a stress enhanced semiconductor device having narrow pitch and wide pitch transistors
US7622348B2 (en) Methods for fabricating an integrated circuit
US20240021619A1 (en) Finfet device and method
US20240128318A1 (en) Semiconductor structure with fully wrapped-around backside contact
CN112750824A (en) Semiconductor device with a plurality of semiconductor chips

Legal Events

Date Code Title Description
AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:THEES, HANS-JUERGEN;BAARS, PETER;SMITH, ELLIOT JOHN;SIGNING DATES FROM 20180129 TO 20180215;REEL/FRAME:044943/0694

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001

Effective date: 20201022

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4